Microprocessor (Anch. Spragramming-Bbit-BOBS)



a set a set of the All states at the

Speed: The nate of speed is becoming mone to use ob microprocessor 1 Thendry into the Data Movement: Data can be easily, transfer brom one place to another to use michophocesson Complex Mathematics: Mone complex mathematical function will be done by the michophocessor. Small in Size: 9t shape of size is small. Accuracy Disadvantages of Michophocesson:--> Expensive → It get overhitted Stowage -> Using only machine code tinu Example of Michophocesson: > Microprocesson P(supremmerging +id B) - 2808 <--> 8086 - (16 bit Michophoresson) tronid (240W owt -> 80286 - (16 bit Micro Processon) mnemonics code -> Pentinum - IV - (32bit Microprocessor) Binary Application of MichophocessonsizA 2607 (1) Automobile sector 1 Calculator (2) Medical Sector (2) Game 3 Trabbic Light Control BRONGAD (3) XERDY Machine (9504 Ban () Numeric Control (9) Mobile Phone (5) Washing Machine (13) Pointer 6 Mini Oven 7 Rebrigerator Ander and the set. (Laptop/PC 2 of present of a second 1) Digital Watch .9318 or ILai S-Television (10)

GENERATION OF MICROPROCESSOR ;-(1) Small Scale Integration (SSI) -> It was introduced in the year ob 1961, -> And it also uses the (10-20) transistor, -> Best example of small scale integration is inventor, (2) Medium Scale Integration (MSJ) -> 9t was introduced in the year ob 1996. -> And it also uses the (21-100) transiston, -> Best example ab medium scale integration is multiplexen, decoder, encoder. (3) LARGE SCALE INTEGRATION (LSI). -> gt was introduced in the year of 1971, -> And it also uses the 1000 Transistor, -> Best example of Lange Scale Integration is 4004-(Y bit Micnopnocesson), 8085 (8-bit Micnopnocesson) (Y) VERY LARGE SCALE INTEGRATION (VLSI) -> gt was introduced in the year of 1990. -> And it also uses the 10,000 Transistor, -> Best example ob Very Large Scale Integration is 8086, 80286 (16 bit michophocesson) (5) VLTRA LARGE SCALE INTEGRATION (ULS) -> gt was introduced in the year ob 2000, -> 9t also uses the 10,000 transistor, -> Best example of ULSI in Pentinum IV (32-bit Michopholesson), 6) Graphic & Scale Integration (GSI) -> gt was introduced in the year ob 2002. -> And it also uses the 10,00000 transistor -> Best example of Graphics Scale Integration is TMS 320 (Trans Manufacturing Scale).

S (2) The processon 8008 was introduced in the year 1972, (1) The processor EVOLUTION Address bus width is 10 bit and is 4 bit. The processor BOBO was introduced in the year 1973, gts Add ness bus width width is Obit. gts Address bus width is 14 bit and Data bus SL.N. width is 80 202 01 40 20 24 03 5 0 29 90 2 = w 0F 8 5:4. Pentinum-III Pentinum-II Pentinum-pro Pentinum-IV Pen tinum 4004 was introduced in the year 1971, gts Processon 98h08 80386 MIGROPROCESSOR :-80286 9066 9808 4004 5009 6080 9006 is 16 bit and Databus 1995 2000 Ebb (993 9999 1989 596 (1982 646 1978 Stbl 1973 1972 197) Yean 36 bit Address Bus Width 36 bit 32 bit 36 bit 36614 326it 32 bit 20 Pit Data bus width 246:1 2051+ 16 61+ 14 61+ 16 51+ 10 515 tig hg 32614 91919 64 bit 4 19 hg 16 bit 64bit 719 25 Pit 16 6:4 Data Bus Width 16 Pit 8 Pit 8 6.+ 119.8 4.94

(11) The processon pentinum-pro was introduced in (0) 3 (12) 6 8 (f)(5) The processor 8086 was introduced in the year ob (4) The processor 8085 was introduced in the year 1975, The processor 80486 was introduced in the year of The processor 8088 was introduced in the year of 1979. The processor 80256 was introduced The processor 80386 was introduced in the year of 1982, Its Address bus width is 24 bit and data bus The processor pentinum was introduced in the year of 1989, gts Address bus width is 32 bit and data 1985, 9ts Address bus width is 32 bit and data Its Address bus width is 16 bit width is bus width is 32 bit. width is 8 bit. bus width is 32 bit. width is 16 bit. Sts address bus width is 20 bit and Data Bus, width is 16 bit. 197 B: Its address bus width is 20 bit and data bus The processor pentinum- I was introduced 1993, gts Address bus width is 32 bit and bus width is 64 bit. of 1995, gts Address bus width is 36 bit and year of 1997, 9ts Address bus width Data Bus width is and date bus width is 64 bit, 32 bit. 64 bit. and in the year ob Data bus is 36 bit 5 data the year the

Cury Try Do to C	the computer system, > Example:- 8085, 4004, 8086, 80286, etc. etc.	-> It include ALU (Amithmetic -> St also included microprocessor: Logic Unit), ID (Instruction and the peripheral devies Decoder,) and register. -> It is the kully based of -> Hor him is the base	 Microprocessor is also the unit, CPU. Microprocessor is also the micro- components of the micro- computer. Is also actually brain Is also actually brain Is also actually brain Is also included Application sobtware and 	MICROPROCESSOR MICROCOMPUTER MICROPROCESSOR MICROCOMPUTER Stis a programmable electronic -> St is a system computer circuit and IC chip is the combination of 1/p unit and 0/2 to the computer	(14) The processor pentinum-IV was introduced in the Year of 2000. gls Address Bus width is 36 bit and databus width is 64 bit.	(13) The processon pentinum-III was introduced in the year of 1999. Its Address Bus width is 36 bit and data bus width is 64 bit.
	$\frac{1}{2} 8086 Address , b us , \pi ange = 20 = 2^{20} = 2^{20} = 1 MB = 1 MB = 1024 = 2^{10} byte 1 MB = 1024 = 2^{10} byte 2 MB 2$	The address hange of 8086 microphocessor, is $2^{16} = 2^{10} \times 2^{6}$ The address range of 8086 microphocessor, is $2^{14} \times 2^{16} \times 2$	Figi-Microcomputer Addressing Range of 8085 Microprocesson:- The address mange of 8085 microprocesson is 64 Kilobyte		anput Anput HLU JCPU Output	Micro computer: - 11 200 1119 1119 1119

(A PARK PIN -> 8085 microprocessor is an S-t LSU -> The signal brom this pin RESETOUT RST S. HNTA S00 × HNT has 40 pin 1 C, DIP (Dual Inline Package). TRAP Six groups such as: III) Data Bus KS. E E 1) Address Bus D Power Supply DIAGRAM Senial J/O port. Internupt Control Timing & Control Signal Micno process or OF セフラロ 8085 8-bit Micnoprocesson, it can be categorized MICROPROCESSOR 29 S 2 4 4 39. YP8 - READY -Va (+5V) PLE AND SHOW -HLD (HOLD) RESETIN CLK OUT HUDA 15 ;-2) Address Bus Power Supply and Clock Signal ⇒ There are => Vcc in dicates tSV power supply and it is U Clock Out Clock Signals 1 => This is the output pin. This signal is used as Micno processor ⇒ 9t is =) gt is =) gt is brom $\Rightarrow \chi_1,\chi_2$ There are Vss in the ground signal and the pin number 20, pin number 40. system clock per other device connected to the Cnystal oscillaton, gt is generator miспорпо сез S оп. brequency is is internally of micro processor, are the terminal which are connected use to set the brequency of Internal Clock the two power signal i.e. Vcc and Vss. use to three clock signals (1) X1 high onder Address Bus. A B to AIS pin 6 MHz, divided require 3MHz brequency, these brequency address the memory location 11:11 Sec. 1. 6 into two parts. So, that the UN CLK OUT . (II) X2 5 connected A.A. -k 1 1 connected to the -to E

1. C.U. 11 et-

Send one ware premonent.	when the signal goes low, the microprocessor	brow memory on 3/0 device.	=) It control the signal used bor nead operation	> 9t is a active low signal	=> 9t is an Output, signal,, and	> RD (Read) at gilling a filling a filling and a filling a	location	> When the signal goes low it indicate memory	=> 96 IO/M goes high it indicate I/0 operation	=> This signal define input, output and memory location,	=) It is an Output signal	STONE CONTRACT OF LICE IN THE STONE	When ALE= O (Reset), the bus function is data bus	⇒ When ALE=1 (set), the bus bunction is address by	and Data Bus,	-> It indicate the bus bunction i.e Address Bus	and content in the second and and the second	> It is an used to give the information of ADo-ADz	=> It is an output since I signal)	-> ALE IN THU CONTROL SIGNAL	(4) TIMING AND CONTROL CONTROL	address bus	d atabus. So, it can use to canny 8-bit	=> St is the low order multiblex address and	⇒ 9t is knom ADo to ADz	(3) Data Bus
(x) ≥ Unspecibič	2'= High Impedance	9 RESET Z X X	8 HOLD 2 X X RD, WR= 2	$\frac{1}{2} H T \frac{1}{2} $	$\frac{S}{S} = \frac{1}{N} $	4 1/0 READ 1 0 WR = 0	3 MEMORY WRITE 0 0 1 RD = 0	2 [MEMORY READ] 0 1 1 0 RD = 0	Machine Cycle IO/M SI So Control Signal	> Table bor control Signal	TRANSPORTED AT 1 1 A OPCODE FETCH - SATE (=	1 0 JARD I I I I I I I I	O I NR YOR 34 A	0 0 O HLT (STOP) that the State	transmin mayor Sy Son Comments at + manut	the type of operation to the CPU per born,	inese status signal may be used to know	> vou ane the status signal.	Soj SI (Status Signal)	into memory [A I I I I I I I I I I I I I I I I I I	-> When write signal goes (ow) the data is written	Either brom the memory on 110 device,	=> gt control the signal used for write operation.	\$ gt is a active low signal	=> gt is an output signal.	-> WR (Write)

-RESET IN HLD (HOLD) -> READY -> HLDA (HOLD ACKNOWLEDGE MENT) > This request is send by a DMA controller i.e. > It is an input signal, => St is used to nequest the microphocesson bor DMA => Aften the HLDA signal the DMA controller => On the neceive ob hold signal the microprocessor => It is an output signal > The microprocesson enter into a wait state => The neady signal is used by the michoprocesson ⇒ gt is an input signal 少 When 3 gt is an input signali => When the neady signal goes low the periphenial => gt is an active Low signal and dit => When the signal goes low the program counter HLDA signal. devices are not ready to transfer the data, Thans ber. transmit the dibberent. data between memory acknowledgement the request send by the Intel 8237, Intel 8257, etc, when the neady pin his neset (a). input and output device. Ready to transber data or not. devices are neady to transber the data to check wheather the peripherial device one is said to 0 and microphocesson is nest. the ready signal goes high the peripherial (Dinect Memoria 1.1.1.1 Heress) CHI SPICE TRAP INTERRUPT RST J.S., RST 6.5, RST 5.5 UN IU 5) INTERRUPT CONTROLSIGNAL 2 11 0 > RESET OUT (1) I ant This) signal are the vector interrupt 1 => gt means the interry pting the normal executive The pin number 6 to 1] are used as > TRAP is the hand ware interrupt ⇒ 9t is an output signal. => gt is used to reset the periphenial device => The output on this pin goes high Whenever > 3t has the highest priority among all > This signal is used to neset the michoprocessor, intterupt signal, Interrupt signal are of microprocessor, when the microprocessor It start executing the New program indicated whatever executive, AT neceive interrupt signal it discontinue genera ted micnophocesson goes back to the previous the input signali Program. abten executing the New Program the that transber, the program control to a RST 6.5 RST 5.5 IN TRI IN TH. the reset in pin goes low () and also the microprocessor, specific memory location. Intterrupt signali i.e. TRAP, RST7.5, Car Juli Cher Kind Cont our Alt Ed Annual A by the extra periphenial device

talenship The senial data on this pin is loaded into the (1) Senial Output Data (SOD) at an IP -> (1) Serial Input Data (SID) accumulator, When SIM (Same gaternypt Mank) (6) SERIAL INPUT AND SERIAL OUTPUT TRAVSMISSIM > INTR (INTERRUPT REQUEST) J When INTR goes shigh the michop nocesson > The serial data on this pin is loaded into > This pin provides, serial input, data, > This pin provides serial output data This Acknowledgment is done by INTA => It is the lowest priority among the internut There are two pins is used for transmission INTA (INTERRUPT ACKNOWLEDGEMENT) > When the microprocessor recive in the whole the accumulator, When RIM (Read Interrypt Mode) > When the INTA signal goes high the is executed in anyther and it unat (Liei II) SID Signal . instruction complete connect instruction which are being executed, and a turting of a signali intennypt signal it has to be acknowledge micnophocesson receive internupt signal, ment. (II) S DD is executed orderer tady With A States C. S. States W. C. Soar 2 trates an at 11 & . Enritai sits zanimite 🤶 farmidtu) bru Und Puch Jun' SHT T +necessary bor performing all kinds of internal In computer architecture, three types of Buses are => There are three types of Bus are (1) Address Bus Bus => Agnoup of line/wine is called Bus and Bus is also a Bus Anchitecture Bus Architecture :- 1000 - 100 - 200 One place to ano there easily that the the Openation, medium through which data can be transberred brom real and a state In right from (CUDEC F the bus here the food on the bus on the 2 where the - prove is carbon - weather Hus Lie high order of 8085 Microprocessor 8085 . 11 - E. + - (WE+ WW) APPEND IN BE REAM I (111) Data Bus (11) Control Bus 21 18

Scanned by CamScanner

DALA BUS The 8085 microprocessor can transber maximum Bus (ADo to AD+) i.e. Low order and also it is BURRESS BUS IN TOOS TO > The address of each memory location in put butput => It is a group of Line that are use to transfer the > Data bus is bi-directional and its range brom > Address Bus is unidirectional and "its right is is > The bus is multiplez, with B= bit address, address of memory input on memory output 16 - bit (A0- ANS), St is a group of wire that can connect various Eveny wine databus canny the digital signal. upto 16 - bit address, The data bus transber the entire data trans components of an computer system, Do to Dz St is used to transber the data between One memory Location to another location. called address bus, Called data busi memony - input, output- memony. (AB to AB) Bus i.e. high order and also it is 🚽 gr compater anchitecture Firehitecture 2 u de SYSTEM BUS notigen and molton rize that she ". bal " " Snput "need (IRD), Input White (IWE)." > The control bus is uni-directional. V => Abten the address is given and the control signal is \mathbb{U} > Micnophocesson uses control bus to process the data Theinicontrol bus uses con trob signal such as CONTROL BUS DEAL AT A MARCINE more memory ine ad (MRD), memory white (MWR), 11 Abten giving address, the microprocessor will The data bus also work as address bus when it generated the data will be available on the data bus and and it bearing multiples with low order address bus, The vanious operation are pertorm generate several control signal to tell the memory on i/pub/p device (what kind of peration microprocesson on with help of control bus is perborn and when to perborn), Prucia A ALU PR AND IN 46 46 10 CHC 46210 Star System たけこう 4 Memony 10 hr IVI- W Bus 3 to use a star of いい 時任 by the KILSVI 2

V

 \checkmark

U

 \forall

1

Scanned by CamScanner

The technique was developed to reduce cost and INPC modularity.	Somputing bun tion into the ALU. Finally it send out the result in binary using som	⇒ gt uses negister brom negister section to stor the data temponanily and it perborm	Uses system bus to betch binary, instring them and do	SThe timing is provided by constructionitable the	- Bus , the microprocessor, communicate with only one peniphenial device.	Here all the periphenial (memory) share the same	System bus is a communication path between	the address at data and control bus	South also combining the function of databus to	A system bus is also called a Bi-directional Buc	A system bus is a single computer bus that connects the major components of a computer
				in receive the data to sent the data.	>Complexity is less => Complexity is high >Data Bus πequire to send => Address Bus πequire only	=) But data bus is not called => A ddness Bus is also address bys called data bus,	2255 dibberent memory => 65,536 dibberent memory Location. Location	Databus πange upto Do - => Addness Bus πange upto D7 - Po - A15	> Databus is bidirectional. => Address Bus is uni- directional	Data Bus Address Bus	DISTNINGUISH BETWEEN ADDRESS BUS & DATABUS

Scanned by CamScanner

			2.2 R/M & D0.7 B
			24 BE INFEW
		Duto Press and a	DILINEMENT
₩	₩ ₩	全地 平 安 王 平 平 平	HC(

	f. but the change in the	X10011010 01000110 (Positive) 01000110 (Positive)	A D D D D D D D D D D D D D D D D D D D	TK the Dy bit is zero then number will be	reaister muser will be considered as	Sign Elag:- > Arter the execution of all operations, it Dy bit	W/ Phuxilany Canny Flag (Ac)(W) Parity Flag (P)	i) Sign Flag (S) ii) Zerto Flag (Z)	and status ob result will be stoned in blag, The blag negister are as bollows:	the result is transbered on internal data bus	> The blag register is connected to the PLV.	⇒ It is used to give the status of the different operation result.	=> Flag negister is a group of blipblop,	ALV, is a orbit neglisical and area	=> Tt : and also part of the	Flag.
=> The special puppose register are PC (Program Counter)	⇒ The general purpose register ane W-Z, D-E, H-L, B-C. Special Purpose Register (SPR)	General Purpose Register (GPR)	two group, (=) General purpose register (SPR)	Register Sections- => To ADBC. microphycessor, the section is divided in to	Canny brom Dy to next step the canny is set	V Canny Flags- > It the openation perborm on ALV generate the	SIF the result of ALV operation provides odd number of one then parity blag will be reset.	panity blag will be set	iv) Parity Flags- Ly Parity Flags-	then Uz and Uy or ine and y y	It ALV operation, it canny is generated by the bit	⇒ It is nepresented by Dybit,	is set otherwise reset	=>IV the result of ALV operation is zero then zero blag	\Rightarrow It is represented by D ₆ bit.	ii) Zeno Flagg-

Stack pointer (SP),

order address bus is also known as data bus,	-> In BOBS microprocessor, the data bus range is Do -D7 -> In BOBS microprocessor, the data bus range is Do -D7	⇒ 9t is an uni-dinectional bus, Data Rus:	busic and (AB - AB) is the highoraer and	⇒ 3n that (An-Az) is the low order address	> In 8085 microprocesson, the address bus range	AS TEMOVE data one by one	> Increment concept is consider as data will be move by one by one on a decrement concept is consider.	Increment / Decrement:	> It stone the memory address of the next He	Frogram Counter: ⁸ ⇒ It is a 16 bit special purpase register,	D incremented.	stack point is decremented when the stack pointer is	the star data is loading into the stack, the	=> Stack is also LIFO (Last In First Out) concept when	I gt point to the memory Location that is called stad	= 9t in Known on manner pointer,	Stark pointer is also 16-bit special PUTPOSE Register	Stark months a
a ccumu la tor when SIM lsenial Interrupt Mark) is executed.	The serial data on this pin is loaded into the	is executed, Senial Output Data (SOD)	=> The servial data on this pilotis loaded into the accumulator. When RIM (Read gnterrupt Mark)	> This pin provides serial constraint data	SID (Servial input data), SOD (Servial Output data).	Serial I/O Transmission:	the interrupt signal where INTA is the	michophocesson acknowledgement in and	> These six pin priovide interrrypt signals send by	> There are 6 interrupt pin used that is INTA, INTR	and accode the data accrodingly, Interrupt Controls	The machine encoder and decoder will encode	registen,	internal database its shase for the mememory box	MULJ DIV, etc.	=) The instruction may be any thing that is ADD, SUB,	=> 9t is 8 bit negister,	Instruction register and decoder?

7 Register: > The negister H-L is used 'as memory in the C. Branch (a) and the property of the state of a state Register Organization of 8085 Microprocessor: V => The negister W-2 paint are internal to the microprocesson, => The negister B-C pair / D-E pair / H-L pair are =) INTEL 8085 microphocesson use negister annay => Register is used by the microprocessor bord i) Temportany inegister (JR) available to the probgrammer. manipulation ob instruction micnoprocessor. In 8085 michophofesson, there are y registers 10.4 iv Instruction register (IR) un Flag, negister (FR) is Accumulator register (AR) / 1 1 1 1 2 2 2 D (85:4) B (66it) W (86.1) Program Counter (PC)-16 bit Stack pointer (Sp)-16bit H (8 bit) L (8 bit) Decrement (INCR) - 16 bit 2 (8 bil) E (8 bit) C (86it) dista 2 22 2 Sec. 10 110 Special Punpose General Purpos 0 1 7 7 1 Register. Register (SPR) (GPR) > It is a part of CPU's control unit that holds the Instruction Register (IR): => It is 8-both megister and it is the part of ALU, > A simple processon each instruction negister FLag Register (FR); (.1.1-1) Accumulator Register (AR): Temponany Register (TR) : > Micnophocesson is use W-2 pairs as internal pairs => Example & GPR (B-C, D-E, H-L, W-2) => In 8085 micro processor the register section is => GPR is also called as temportary register, V => Flag negister is a group ob blip.blop, => It is used to give the status of dibbenent operation > It is also GPR. It is 16 bit register and it is => The negister is use to store on 8-bit data and =) The nesult, not an operation is stone in the accumulator When the instruction is betch brom the memory or internal databus, its stores in the instruction divided in to GPR and SPR. D-E pairs H-Lpair. executed is loaded into the instruction register. identity by "A"! Register and 3 pair in instruction are B-C pair, negister. which holds it while it is decoded. instruction currently being executed on de coder, to perform anithmetic and logic operation, SPR (PL, INCR, DECR) 112 217 1 5 717 F.C.

 Called GPK (partially) also called SPR, Ex-W-2, B-C, H-L, etc. > Ex-INGR (DECR) SP, R., Stack Pointers It is basically debined as the collection of memory location used bor temportary storage ob data. The stack program ranges brom 000H to FFH The stack in "L)FO" structure. The stack is nonmally group back ward into the memory. The stack is nonmally group back ward into instruction i.e. PUSH and POP instruction into the stack. 	 The machine encoder and decoder will encode and decoder will encode and secureding by and decoder will encode and decoder will encode and decoder will encode and decoder will encode and sprain spraces and sprain spraces and sprain spraces and sprace
---	--

POP Operation OR Instructions => In this big. PUSH operation birst decrement the PUSH Operation OR Instruction: =) Then again decrement the stack pointer and copy \$ In the bigure, birsts stack pointer increment then > POP openation biast increment the stack pointer then > POP is an operation which is used for delete an => The condition in which the stack is bull then it is Example: -> PUSH operation decremented the stack pointer > PUSH in an operating within in used to insert called Stack over blow and and the literation delete brion the top of the stack, element brom the stack, and then copy the data into the stack, an element into the stack; the data" in delete brom the stack and it stack pointer then copy the content of negister to 1.00 the data brom the negister. C. the memory location period out by stack pointer, stone in negister, utally 18 H Ъ 20H PUSHO 6FF 7 D HSNJ 9449 -6 FFq 4449 18 H 20 4

1 21 2 14 H200 tok ponter incornert ? > The condition in which stack is empty then it is PROBLEM: ANSWER: A hain and Antomata are and Using PUSH operation display this question in the Stack memory location, used called "UNDERFLOW" PUSH HSO HBI -> Then elan yechement . HOOFERS.IX A JPUSH & Andra A AND A AND A TO SE H81 0 Hhoot the street HPL 32H PUSH D I WE AT MICH State 22H | 18H 20H H 2005 H Hh00 0 404 POPO 05H C not ter her of HZO 39H1 Fras H2119 . 4 ... 1 H 900 £ 7003 H Santepi 23 million HS70 -003H 002H H700 Enall relevant 5 31+ 101T 1451 18H 20H/18H 20H 2.11 Register US H 39H 25 L N L 184 M 1 1 al 2 $\frac{1}{\mu^{2}}$ De la noutine (ISR) addressed in program counter. por ticular interrupt is stored in program counter. The processor executes an interrupt service to the peripherial. The vectored address of Execution of Interrupts Microprocesson, then atten accepting the internupts Michophocesson send the INTA (active Low) signal Interrupt Service Routine (ISR) 8085 INTERRUPTS => When micnophocesser neceives interrupt signals Intennypt => A small program on a noutine that when executed The internupts are used for data transfer. I Generally, a particular task is as signed to that \$ Interrupt is a mechanism by which on 110 or an When there is an interrupt requests to the services the connesponding in thermy ting source Processons and Bet itself serviced, interrupt signal. In the microprocessor based syster instruction can suspend the normal execution of Periphenial which is neguesting for its service. is called as ISR. JV 14 18 (pc 2. 2 100 it sends an acknowledgement (INTA) to the between the percipherial devices and the microproce 0 - 1 (k) Figura (* A

> Non- Vectored gnterrypts: > Sobtware Internupts: LYPES OF INTERRUPTS => Vectored Interrupts: => Handware Internupts: based on they are known as microprocessor. They are non-vectored Interrupt. The interrupting interrupts. INTR is the only non-vector device gives the address of ISR box these addness interrupt in 8085 microprocessor, signals through pins (handware) of michoprocess address (starting, address of ISR) and alter between the program which means these are INTR, RST 7.5, RST 6.5, RST 5.5, TRAP, Soltware Internupt. They are- RST O, RST Mnemonics of michophocesson, lie called RST 7.5, RST 6.5, RST S.5, TRAP, Executing these, program control is transte nned to that address. For example: RST 2, RST 3, RST 4, RST 5, RST6, RST Interrupt are classified into bollowing group Those interrupts which Those in terrupts in which vector Those interrupt which have bixed When the microprocessor receive inter is not predefined. This called their parameters ane inserted in 101 1 1 1 1 1 A A A A A Vector Sobtware that can be insented into the desired => Maskable > Non- Maskable Internupts: > A sobtware interrupts is a particular instruction ISR program. Abter completing the ISR program, program control brow the main program to the 业 in the program the program control returns > They allow the micnoprocessor to transber main MICHOPHOCESSOR non - maskable interrupt. St consist on ignored by microprocessor, TRAP is a Thene are eight software interrupts both level as well as edge triggering and maskable internupts, These internupts either on ignoned by the microprocesson, i.e. called is used in chitical power edge-triggened on level-triggened, so they can be disabled, INTR, RST 7,5, RST 65, RST S.S are maskable interrupt in 8081 MI Chophocesson >RST 2 -RST 1 ->RST D priog ram. →RST 3 Those interrupt which can be disabled Those interrupt which cannot be disabled Interrupts Interrupts: and they are : → RST S > RST 4 → RST 6 > RST 7 tailure conditions back to the in 8085 Location 90

	2	
used as Handware interrupts and they are: > TRAP -> RSTAS -> RSTAS -> RSTAS -> RSTAS -> RSTAS -> RSTAS -> RSTAS -> TNTR -> TNTR Note: INTA is not an interrupt. INTA is used as by the microprocessor for sending the acknowledgement	Handware Interrupt > There are six interrupt pins in 8085 microprocess	We can calculate the vector address ob these interrupts using the konmula given be low: Necton address table kon the soltwame interrupts: Therrupt: RST0 RST1 RST2 RST2 RST3 RST3 RST4 RST5 RST5 RST5 RST5 RST5 RST5 RST5 RST5
 ⇒ As we know the TRAP can not be masked but it can be delayed Qsing HOLD signal. This interrupt transfers the microprocessor is control to lo cation 0024 H. It can only be masked by ⇒ RST 7.5: Resetting the microprocessor or cannot be > It has the second highest priority > It has the second highest priority > It is maskable and edge level triggeried interrup > St ge sensitive means input goes high and no need to maintain high state until it is recommized. 	a ISR and send the date brom main memory to backup memory.	⇒ The vector address ob these interrupts are given below: Toterrupt RST J.S RST J.S RST J.S RST J.S RST S.S DD34H RST S.S DD34H TRAP ⇒ Jt is non-maskable edge and level trigged interrupt. > TRAP has the highest priority and vectores interrupt > Sdge and bevel triggered means that the TRAP must go high and remain high until it is acknowledged. > gn case of sudden power bailure, it executes

•	U1	processor or by DI and SIM Shstruction	-> It can be disabled by necetion the micro- 3.	-> It has Invest priority.	address of next instruction on stack and	> On receiving the instituction, the BOBS save the	is enabled, 2	Low interrupt; acknowledge signal, it the interrupt is	its current instruction and sends active is	-> 38 INTR signal is high, then 8085 complete Al	during execution of each instruction, in	> The 8085 checks the status of INTR signal in	INTR signal goes high.	-> The tollowing sequence of events occurs when I	- It is level triggered and maskable interrupt,	NTR	instructions on by nesetting microprocesson,	-> It can be masked by giving DI and SIM	5.5 has bounth highest priority,	-> RST 6.5 has third higher + priority and RST	isset.	-> When RST 6.5 pin is at Logic 1, INTE Kip-Hap	-> These are level triggered and maskable interrept.	RST 6.5 and RST 5.5	Resetted by DJ instruction.	nesetting michoprocesson gt can valso be	> It can also be neset on masked big. P
r generate output data via SUD DNG	ternupts by setting various bits to borm masks	It is used to implement the hardware	Set Interrupt Mask (SIM)	itennupts, No blags ane abbected by this instruction,	alue of enable bliptlop hence disabling all the	The instruction is used to neset the	Disable Internust(DI)	s necessary to enable the interrupts again,	s neset, thus disabling the internupts. This instruction	blen a system nesets the interrupt enable blip-blop	struction bollowed by EI. No blag are abbected.	iterinupts ane enabled bollowing the execution ob next	The internupt enable fliptlop is set and all	Enable Internypt (EI)	nstruction for Interrupts	Lowest	INTR V+	RSTS.5			DST 7.5	TRAR		envice nequest (ISR) according to the priority of the	equests simultaneously, it will execute the internant	When michophocesson neceives multiple internupt	nionity of Internupts

K 1 04 14-5 6

A LA PAL and the state of the second 4. Read Internuet Mask (RIM) Masking of Interrupts Micho Processon, also neads the condition of SID bit on the condition of the mask bits bon the interrupts. It into the A negister a byte which defines the the status of the handwate interrupts by loading 1.11 internupts INTR, RST 5.5, RST 6.5, and RST 7.5. The masking of 8085 interrupts is done at different level is done at different levels, and Fig. 13 Interrupt structure of 8085 1111 LALLAN Masking can be done bon boun handware NI. ATT IS ĩ and Clock P and Abilion Pras 0 This instruction is used to read Fig. 1 Internuct structure of 8085 Ŀ Ł Mat. trutt. 10 12001 Contra la contra 1 830 100 Seven 4 19 => RST 7,5 alone has a blip blop to neargeroognize edge V) All maskable internapt can be disabled by in All maskable internupts are disabled whenever The babove dig. can be explained by these better points SIM Instruction is The interrupts can be enabled by the EI instruction and they are: > The format of control word to be stored in the > The SIM instruction is used to mask on unmask ii) The three RST interrupts can be selectively => When executed, the SIM instruction reads the content WThe maskable internupts are by debault masked by the transition. The DI instruction reset interrupt enable blipblop accumulator before executing SIM instruction interrupts are disabled. To enable interrupts EI instruction has to be eexecuted. an interrupt is reconstized. hardware reset, RST handware internupts. accumulator and executing SIM instruction. Reset signal. So no interrupt is recordenized by the executing the DI instruction masked by loading the appropriate word in the the interreupts, ob accumulator and accordingly mask on unmask This is called software masking, is as shown in the below bigune. in the processor and the 16-16 - 1

	1.00			1
VIII NIL NIL	11	NH0 NI		
× × ×	V V(H			
Ro JP Te La Sis JS	TEF 7 SF	These	E Z	0.
Har e t	50 10 9	the p a a	7 3	4
A the chart the		a sal	an e	po.
5 Pastal of		2 4 4 X 4	, A	S
st of the st of the st	Cd st un	5 4 5 7	t i	=
	3 autot	7 + F		3
Cter a cigan	E t t (i o	0 5 4	5 2 10	-
ion RJ as	it is is the	be	e so So	
the las	the starts	ta	the D	4
	is is	up of the		2
S S S S S	he	nd ron	Set sed s S	M
H to ad	e e	t in t	ding of the	
ab Dire	C ville	Ci he H	7 3 6 6 7	
the the the	t - t	3	5 2	0
noi of a	red ed	SOSO	p-s-t X	5
	The street	ac D's B		2
he H	ec q s	d C I C	Lis Res R	D.
T D C H	4 5 3 4	ne	54 55 Ed	2
P to to	the the at	in	546937	
ec o u o o	e e	0 3 6	nab) ten	W
e cont	5	the call	E Set	-
4 35 F 2 3	a the state of the	e se s	ARA LOS X	0
	tu tu	P be gn	STX to to	N
T H J S	1 ac 5 5 7 4 8	S S S	6 RAALS 3	-
4 X 9 3 5 5	of to	Bcecerd	0150 t t 5	=
	4 4 F	bil dit	163H6 3	all
6 00 10	Aton	107, 107	GI St & Et SS	8
		and the second		
			1	1
			S Z	B D
			p) Im	S. 4
			9 4	0
			at	2
			03	
			TIDESCI	
		Ac	he SJ	
		()	D ut C D	H I
		3		
		(2)	Pe Pe	
		07	Sit + T	6
			30 0	3 1 1
		(0-	71.0	
		1815	Pen Pen	0
		RIM	L J.S Sett 1 it RST 6.5 is	20
		RIM RIM	I J.S Set to 1 ik RST 6.S is Pending	22
		RIM in	I J.S. I Set to Sec 1 ik 1 RST RS 6.5 is 5.5 Pending pen	22
		RIM inst	I.J.S. I.S. Set to Set to 1 ik 1 ik 1 ik 1 ik RST RST 6.5 is 5.5 is pending pending	22 24
		RIM instruc	I.J.S. I.S.S. Set to Set to 1 ik 1 ik 1 ik 1 ik RST RST 6.5 is 5.5 is pending pending	25 74
		Bit pattern abte RIM instruction	I T.S. IS.S I Set to Set to Set 1 if 1 if 1 RST RST int G.S. is S.S. is are pending pending en	22 24
		Bit Pattern abtene RIM instruction	I.J.S. I.S.S. I.E. Set to Set to Set to 1 ik 1 ik 1 ik not ik Sis S.S. is anter Set ik S.S. is pending pending enable	25 74 73
		Bit pattern atternexe	I I'S ISS IE Set to Set to Set to 1 it 1 it 1 it 1 it RST RST in terment 6.5 is 5.5 is are pending pending enabled	20 20 20 20
		Bit Pattenn abtenexecut RIM instruction	I I'S ISS IE M Set to Set to S	25 24 25
		Bit Pattern abternexecutio, RIM instruction	I.J.S I.S.S I.E M.J.S. Set to Set to Set to Set to 1 it 1 it 1 it 1 it 1 it RST RST internet RST 6.S is S.S is are pending pending enabled maske	כת צת את 20
		Bit Pattern alternexecutions RIM instruction	I J.S. IS:S IE M J.S. Set to Set to Set to 1 it 1 ib 1 ib 1 ib RST RST interment RST 6.5 is 5.5 is are Pending pending enabled masked	כת צת את 20
		Bit pattern atterexecution ob RIM instruction	IIIS ISS IE MASS M Set to Set	
		Bit Pattern abtenexecution ob RIM instruction	I I'S ISS IE M7.5 M6.5 Set to Set to Set to Set to 1 it 1 it 1 it 1 it 1 it 1 it RST RST internet RST 6.5 is 5.5 is are 7.5 is 6.5 is pending pending enabled masked masked	כם גם אם אם
		Bit Pattern attenexecution ob RIM instruction	IIIS ISSIE MASSMOST Set to Set	ת ום כת צת את 20
		bit pattern attenexecution ob RIM instruction	IT. J. S. IS. S. IE M. J.S. M. G.S. M. S. Set to 1 it 1 it </td <td>מת נם כת צת את בת</td>	מת נם כת צת את בת

Scanned by CamScanner

Instruction Set and Assembly Language Programming	
INSTRUCTION WORD SIZE :-	
=) The 8085 instruction set is divided into three groups	
according to the word size on byte size.	
$1)_{1-bute}$ is done	
2) 2-bute induction	
3) 3-bute instruction	
1-Byte Tretruction	
- the charaction:	
=) Dyte instruction include opcode and operand in	
the same byte.	
Opcode Operand	
ADD B	
Binany Code Hexcode	
10010010 00	
=) Hene accumulaton and negister Bane the same bute	
vieilbytei	
Jt is also known as B-bit Instruction,	
=) The value range upto (0 - 255).	
=) Example	
MOV A, B	
2-Byte Instruction:	
=) In 2 byte instruction the birst byte specity the	
opcode and the 2nd by te speciby the operand.	
Opcode Operand Hexcode	
$MV \perp H \qquad 0 \ \ MV \perp H \longrightarrow 3 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	e
02H -> B2 -> 1byte	
=) It is also known as 10- Dit instruction.	
=> The value range up to 120-1)	
=> Example	
MVI A, 15+1	
1st byte 2nd byte	

Instruction Set and Assembly Lagrage Moundars. 3-Byte Instruction: =) The 3 byte instruction the 1st byte specity the opcode and the 2 byte specify the 16 bit address / data. => 9n 2-byte the 2nd a terret and the state Opcode Operand LDA 6000 H LDA → Hexcode → 3A → 1-byte => 9n 6000, 00 is the lower by te and 60 is the higher byte =) gt is also known as 24-bit instruction on 326H, =) The value mange up to (224-1) on (232-1). => Example LDA 6000H 1st byte ADDRESSING MODE :-. nettaunt;al a b - € 2-1 strid I alt =) The way in which operand are specified is known as addressing mode, al - all OR > The way of specifying data to be operated by an instruction is called addressing mode, => In 8085 microprocessor there are five types of addressing modes: -> Immediate Addressing Mode ____ 21.1003.7 -> Register Addressing Mode

Scanned by CamScanner

-> Direct Addressing Mode

-> Register Indirect Addressing Mode

> Implied / Implicit Addressing Mode

Immediate Addressing Mode:

In this addressing mode, the source operand is always data. It the data is 8-bit, then the instruction will be ob 2 bytes, it the data is ob 16-bit then the instruction will be ob 3 bytes

Examples:

MVI B 45 (move the data 45H immediately to register B) LXI H 3050 (load the H-L pair with the operand 3050H immediately)

JMP address (jump to the operand address immediately) Register Addressing Mode:

In negister addressing mode, the data to be operated is available inside the negister(s) and negister(s) is (ane) operands. Therefore the operation is performed within various negisters of the microprocesson.

Examples:

MOV A, B (move the contents of negister B to negister A) ADD B (add contents of negisters A and B and stone the nesult in negister A)

INR A (increment the contents of register Abyone) Direct Addressing Mode:

In this addressing mode, that data to be openated is available inside a memory location is directly specified as an operand.

> The operand is directly available in the instruction itself. Examples: LDA 2050 lload the contents of memory location into accumulator A) LHLD address lload contents of 16-bit memory location into H-L negister pair) IN 35 (nead the data know pont whose address is 01) Register Indirect Addressing Mode: In this addressing mode, the data to be operated is available inside a memory Location and that memory Location is indirectly specified by a negistened pain. Examples ; MOV A, M (move the contents of the memory location pointed by the H-Lpain to the accumulaton) LDAX B (move contains of B-C negister to the accumulaton) LXIH 9570 lload immediate the H-L pair with the address of the location 9570) Implied / Implicit Addressing Mode: In this addressing mode, the operand is hidden and the data to be operated is available in the instruction itself. to in an hadised of theme is and wall

Examples:

CMA (tinds and store the 1's complent of the contains ob occumulator A in A) RRG (notate accumulator A right by one bit) RLC (notate accumulator BA Lett by one bit) INSTRUCTION SETS:-=> An instruction is a command that given to the microprocessor to perform a specified operation on given data. > The instruction set of microprocessor is the collection of an instruction that microprocessor design to execute =) The programmer can write the programming assembly level language using that instruction, =) The instruction has been classified into six categonies: - DData Transfer Group 3 Anithmetic Group 3 Logical GROUP 9 Shibt on Rotation Gnoup S Branch Control Group 6 Input & Output and Machine Control Group Data Transber Group; and sea but il The instruction which are used to transfer the data from one negister to another register (R-R), brom memory to register (M-R), or register to memorit (M=R-M) comes under this group

Examples: MOV(Move), LDA (Load Accumulator), STA (Store Accumulator) etc ...

Hrithmetic Group;

The instruction of this group perform anithmetic goperation such as addition (+), subtraction (-), increment, decrement of the contained of memory on register.

Examples: ADD, SVB, INR (Increment Register) DCR (Decrement Register) etc.. Logical Group:

The instruction of this group per born logic operation such as AND, DR, ROTATE, etc. Examples: ANA (AND Accumulator), RAR (Rotate Accumulator Right)

Branch Control Group: malterAC

This group include the instruction for conditional and unconditional jump, sub montine, call, neturn,

Examples: JMP (Jump Parity), CALLietc.

I/o and machine Control Instruction:

and south to show some so ((4 gotta))

This group include the instruction - for input and output (IIO) port, stack and machine control, Examples: IN, OUT, NOP (No operation) etc.

	Data Transber Group:-
3	1. MOV (Move) :- (1) MOV (R-R)
E.	* Syntax: - MOV Ra, Ro
+	The contained of source negister (D.)
	and move into the destination negister (R1)
	* Examples: - MOV B, C [B] ETC]
2	=> This is indirect addressing mode
	=> No blag are abbected.
ł	Byte Machine Cucle T
	1 1 1 I I
	(II) MOV (R-M)
	* Syntax :- MOV Dd
	=> The contained of the memory is or location TEHIT
	are transfer to the destination register
	(Rd).
	* Examples: MOV B, HL [B] - FHI]
	Byte Machine Cycle T-state
	1 2 7
	(11) MOV $(M-R)$
	* Syntax: - MOV M, RS
	=> The contained of the source negister (Rs)
	ane transfer into the destination memory.
-12	Examples: MOV HL, B [HL] <- [B]
	Byte Machine Cycle AT-state
	1 2 7

Data Transbox Groups-(IV) (IV) MOV (M-M) * Syntax: MOV M, M (1) - MOV MOVIN => The content of memory is move to the pnother memony [H] < [L] * Examples: MOV H, L T-state /-Machine Cycle, Byte 7 2 2 2. MVI (MOVE, IMMEDIATE):-* Syntaz: - MVI R/M, 8 bit data =) This instruction move the contain of 8-bit data into the negister on memory, * Example:- MVI R, 8 bit data [J]+ MVI B, 23H [B] ← [23] MVI M, 8 bit data HL, 32H [HL] ← [32] 111 This is indirect addressing mode, =) Byte Machine Cycle T-state 2 3. LXI (Load Register Pair Immidiate):-* Syntax: - LXI Rp, 16 bit data =) This instruction Load the contain of 16-bit data into the negister pair (Rp). * Example: - LXI B, 2000H Β C 00 20

$$\Rightarrow This is immidiate addressing mode,
$$\frac{By te Mochine Cycle T-state}{3 10}$$
(OF+MR+MR)
4. LDA (Load Accumulater):
* Syntax:-LDA 16 bit address

$$\Rightarrow This (nstruction load the contain of 16 bit address)$$
into the accumulator.
* Examplese: LDA 6000H
 $[A] \leftarrow [32H]$

$$\Rightarrow This is direct addressing mode.
$$\frac{By te Machine Cycle T-state}{3 4 13}$$
S. STA (Stone Accumulator):-
* Syntax:-STA 16 bit address

$$\Rightarrow This instruction stone the condition of the accumulator stone the condition of the accumulator.
* Examples:. STA 6000H
 $[A] \rightarrow 32H$
 $[A] \rightarrow 32$$$$$$$

di (= 6. LHLD (Load H-L pain Direct): * Syntax: LHLD 16 bit addresss =) The content of memory location pointed out by 16 - bit address are Loaded into register L and the content of next memory location are loaded into negister H. * Examples: 32 33 6000 H 32 6001 H 33 => This is direct addressing mode. > No blag are abbected Byte Machine Cycle T-state 3 16 OF + 2MR + 2MR 7. SHLD (Stone H-L pair Direct):-* Syntax: - SHLD 16- bit address =) The content of register Lane stored at the memory location and the content of megister H are stoned at the next memory location by incrementing 1. * Examples:-H 6002H 33 32 32 6003H 33 =) This is direct addressing mode. No blag are abbected.

Byte Machine Cycle T-state 5 16 3 8. LDAX (Load Accumulator indirect): * Syntax: LDAX B/D/ Register pair (Rp) =) This instruction copies (load) an O-bit data to the accumulator brom the memory location pointed out by B-C measister pain on D, E measister pa'n. * Examples: LDAX B [A] ← [B,C] LDAX D [A] - [D,E] => This is indirect addressing mode. => No blag are albected. Byte | Machine Cycle T-state 1 2 7 9. STAX (Stone Accumulator Indirect): * Syntax: STAX BID Rp (Register pain) =) This instruction will stone the accumulator content in the memory location pointed out, by negister pair on D, E Register pair. * Example: STAX B [A] -> [B, C] STAX D $[A] \rightarrow [D, E]$

=> This is indirect addressing mode
=> No blag are abbected.
Byte Machine Cycle T-state
1 2 7
10. XCHG (Exchange H-Lpair with D-E Register pair)
* Syntax: XCHG
* Description
The content ob the megister H and
Register D are exchanged with content of
Register L and E is exchanged,
* Example
H = 50H $H = 65H$
L = 20H operation 1 = 26 +1
D = 6SH
E = 26H
E = 20H
> No blag are abbected.
Byte Machine Cycle T-state
1 1 4
ARITHMETIC GROUP:-
DADD (ADD Register on Memony to the accumulator)
Syntax: ADD R/M
=) The content of negister on memory are added
to the content of accumulator and the
mesult stone in the accumulator.

=) It the openand is a memory Location, that is indicated by the 16-bit address in the HL Register, > All blag are modified to reflect the result tob the - addition - bello and fold grands has Examples := it's has not almost and the in the accountil to the ADDR ADD B [A] - [A+B] ADC R ADDM ADD HL [A] <- [HL+A] A JOA =) This is a one byte instruction Byte Machine Cycle T-state 1000A ADD R 1 1 MAJCA 1 add m 2 2) ADI (ADD Immediate Data to Accumulator) * Syntax: ADI 8-bit data => The 8 bit data are added to the content of accumulator and the result is stone in the - not not sett of babba accumulator =) All blag ane modified to reflect the operation. * Examples: ADI 8 bit data DA Alan X X ADI 23H [A] (- [A+23H] ADI 19H A CHARLE A C Byte T-state Machine Cycle 2 2 HET TOA >This ais a 2-byte instruction. This is a 2-Byte instanceion

3 ADC (Add negister to accumulator with carry):-* Syntax: - ADC R/m sill =) The content of the operand (Register and memory) and canny blag are added to the content of the accumulator and the result is stone in the accumulator, * Example:- [a+a] >[a] & and ADC R [A] < [Register, + Canny++ Accumulator] in the accumulator. ADC B [[A] < [B, + Cynth] a sidt Byte Machine Cycle T-state ADCRR 1. 1 1 4 ADCRAM 1 2 (7 9 ACI (Add Immediate Data to Accumulator with canny) tobtid-O TOA services * Syntax: - ACI 8 bit data tid 70 =) The B bit data and the carry blag are added to the content of accumulator noitando stones the mesultarin the accumulators * Example: - ACINE Bit data [HESTAT ACT 23HE [A] CA + 23H+ Cy] OF THA =) All blag are modified to reflect the nesult of addition. ACI23H 2 2 7-State ACI23H 2 2 7 This is a 2-Byte instruction.

Scanned by CamScanner
5 DAD (ADD negister pain to H-L negister):-* Syntax: DAD Rp [HL + Rp] =) This instruction adds the negister pair content with HL content & store the result in HL register pain. * Example: 200 all ni barote and aluzan DAD RP DADDE DAD BC. $[H_{L}] \leftarrow [H_{L}] + [B_{L}] \qquad H = B = D = 1 + [H_{L}]$ Byte Machine Cycle T-state A 414504 34 -10 3 a 10000 6 SVB (Subtract Register on memory brom accumulator) * Syntax: - SUB R/M > The content of register in memory are subtracted brom the context of accumulator and result store in the accumulator. => All blag are abbected to ne blect the result Monthe of the subtraction (baonago) lid - 3 od [(= buck the centent of the * Example: the result are store 'SUB' R' and and theath alt SUB B' EAJ CA-BJ BOLL JIA (SUBM [A] (A-HL] SUBM [A] Machine Cycle T-state Byte SUBR SUB_MECI-A F 870 HES -AL2

(7) SBB (Subtract source and Borrow Brom ACC) * Syntax: SBB RIM Aller > The content of the operand (register or memory) and the borrrow blag are subtracted trom the content of the accumulator and the nesult are stoned in the accumulator, * Examples: -0 AAC SBBR SBB B[A] < [A-B-Br] SBBM [A] - [A - HL-BR] => ALL blag are modified to reflect the result of openation Byte Machine Cycle T-state SBB R 1 4 SBB M 1 2 @ SBI (Subtract Immidiate data with borrow 177 briom the accumulator) * Syntaz: SBI 8-bit data =) The B-bit (operand) and the borrow are subtracted brom the content of the accumulator and the result are stone in the accumulator. =) All blag ane altered to neblect the nesult of the operation, Mauz * Examples: SBJ 8 bit data 1 9802 SBI 23H [A] [A-23H-Br]

Scanned by CamScanner

Byte Machine Cycle T-state 2 2 7 (9) SUI (Subtract Immediate known Accumulator) *Syntax: SVJ 8 bit data the In =) The 8 bit data (operand) are subtracted trom the content of the accumulator and the result ane stone in the accumulator, I MAN =) All blag ane modified to neblect the nesult of subtraction YNI isiland K * Examples ; rologie to lation of 12 SVI Bbit data 11 has 1 23H $[A] \leftarrow [A-23H]$ SVI Byte Machine Cycle T-state 7 2 7 [] INR(Increment content of R/M by 1) * Syntax: INR R/M =) The content of negister/memory and increment by 1 and the nesult are stoned in the same place. It the openand is a memony location. It is specified by the content of HL Register A DER (Decrement Source by -: selampes # INR R HASTAD JANMENDE C) INRB MAR ADO - Marchard * notanna, Ib B = M3Hm (not sigen to the Jib ME 42H a bun INR B # Iven of boo DAINR M ⇒ B = YYH [B] ← YYH AMD HL = Y3H [HL] - 43H

*Flag :- Sign Flag, zeno blag, auxillary conny blag, panity blug are modified that to reflect ob operation but canny blags are not modified, the tot & TUZ inning Byte ... Machine Cycle 11 T-state INRR 1 y hat a INRM 1 mistranita 3 art 10 [] INX (Increment Register Pair By 1) * Syntax: INX Rp > The content of negister pair are incremented by I and the nesult is stone in the same place, * Examples: INX RP 98 B.C = 2050 $INX, B \rightarrow BC \leftarrow 2051$ (1 1 1 1 1 1 A B SI SIAI I STORE 20 Flag: No blag ane abbected. Byte Machine Cycle T-state INX RP 1 6 1 DCR (Decrement Source by 1) on (Decrement Content register/memory by 1) * Syntax: DCR R/M 8811 => The content of negister / memory is decremented M by one and the nesult are stoned in HEr the same place. This HPR = 2 4 HEP-STINS

-1

=) It the open and is a memory Location, it is specified by the content of HL Register pain, 1.2 110 * Examples: - DCR R ... (tauchi tooma) AAD M It B=19H AAG I Setard & DCR B DCRM = R = 18 + 196 HL = 18H B man j e p ⇒ [B] ← [18] lamu 200 p - Instant of A DCR HL SAL AN AND ABRE COS TID SHE = 17 H Mand on moderand at and the set of the AC to prestore Mind * Flag; Sign Flag, Zeno Flag, Panity Flag, auxiliary canny blag ane modified to result reflect The result of the openation, canny is the accumulation is grabilition ton one is Byte Machine Cycle T-state 1-1 about all it 34660 DCR R 1 DCRM 1 3 Juliv all OI & PCI 13 DCX (Decrement Register pair by 1) as * Syntax: DCX Rp Tor PI Boll KUTAD =) The content of negister pair are decremented by one and the result are store in the same place. * Example: DCX RP Flag, Panity Flips It D= 2052 DCX - D - DE = 205111 11 1 D E 51 20 * Flag: No blag ane abbected,

brid 229 c By te Machine Cycle T-state DCX Rp +d L t pre A 1 4 (DAA (Direct Adjust Accumulator) * Syntax: DAA A 210 * Descriptions 11 11 - = = = =) The content of the accumulatory are change brom a binary value to ty bit BCD digit. This is the only instruction that uses the AC to perform IXUBCD , EQUVERSION, BOLT OFOS (BOLT OFIS IP) Rules: of bartiborn one poll Ennos The the value of Lower order 4-bit (D3-Do). In the accumulator is greater than 9 or it the auxilary carry blag is set then the instruction add 6 to the Low Londen 4-bit, 1 9 200 > IP the value of higher order 4-bit "i.e. Dy to Dy in the accumulator is greater than 9 or canny blag is set, the instruction add 6 the notion Righ - Onder 94 - Bititon to tratas all Flags Sign Flag, Zeno Flag, Auxilany Canny, Canny Flag, Panity Flag ane alter to neblect the nesult of the operation. Byte Machine Cycle T-state 1 4 Flag: No Elag and alterted.

Example:-(Highen Byte) (Lower By tc) 55-3 0101 0101 39 3 0011 1001 55-30101 0101 12->0001 1000 1010 1010 0100 10 11 A A 0110 0110 B(11)4 0000 0110 Cy 5110001 0000 stab tid ? Frano 1 5 1101 85 -> 1000 68 > 0110 1000 the field and 1101 1110 13(0) 14(1) 0110 0110 CNA $C_{3} \leftarrow \prod_{i \in I} \underbrace{0101}_{i \in I} \underbrace{0011}_{i \in I}$ LOGICAL GROUP :-() ANA (Logical AND with accumulator) in the the man * Syntax: ANA R/M * Description: > The content of the accumulator are logically AND with the content of the operand (R/m) and the nesult is stone in the accumulator. => 38 the openand is a memory Location, its address is specified by the content of (HL' Register * Example: ANA Ralumnars and in Instance with ANA B ED CON NED M. HUW ANA M LAJ <- LAJ N TALJ DEDI

Scanned by CamScanner

*Flag: Sign Flag, Zeno Flag, Panity Flag are modified to nekbect the nesult of the operation, Canny Flag is neset and Auxilary Canny iset. Byte Machine Cycle T-state ANAR 1 1 (1) 8 4 ANAM 1 7 2 1110 2 ANI (AND Immediate daite with Accumulator) *Syntax: ANI 8 bit data Descriptions 1011 00018 > The content of the accumulator are Logically AND with the B bit data and the nesult is stone in the accumulator, 10 1110 Example: ANI Øbit data 1100 1100 ANI 23H [A] [A] [A] [Z3H] FLags Sign Flag, Zeno Flag, Panity Flag, and modified to reflect the nesult of the operation, Canny blag is neset, Auxilany Canny is set. ANIZHZ Machine Cycle T-state 3 ORA (Logically OR with Accumulator) Syntax: ORA R/MEnscara D 23 Daprago odt 18 -Description & TRive 10 trations and beiling => The content ob the accumulator, are Logically OR with the gontent ob openand (R/m) and the nesalt is stone in accumulator

Scanned by CamScanner

in the	
*	Example; ORA R ORA B [A] <- [A] V[B] ORA M [A] <- [A] V[A]
×	Flag: Zero Flag, Sign Flag, Parity Flag are modified to reflect the
	mesuit of the operation, Auxiliany Canny, CannyFlagane reset.
	TRAMINE AL->FALLINAX
6	Byte Machine Cycle T-state
	Provide deserve of the premium
ta	an est [1 - n - n - n - n - n - n - n - n - n -
(YORI (OR Immediate data with Accumulator)
*	Syntaz: ORI 8 bit data
*	Descriptions 1 PASK
	=) The content of the accumulator ane Logically OR with
	the 8 bit address data in the operand and the
	nesult are placed in the accumulaton,
×	Example: ORI 8 bit data
	ORI 24H [A] ~ [A] V [24H]
≯	Flag: Sign Flag, Zero Flag, Parity Flag ane modified
	to neklect the negult ok the operation, Canny
1.1-	Flag and Auxilony Connu Flog one neset
	D +
	Byle Machine Cycle 1-state
	0R1 24H - 2
·0:	5 XRA (Exclusive DR with Accumulator)
*	Syntax: XRA R/M unal suff han ent 7 wind
Ж	Description:
	= The content of the operand (R/M) ane explusive OR
	with the content of the accumulation and the
	result are stored in the accumulator.
à.	

12

= The content of the openand are not allowed, Example: XRA R XRAB $[A] \leftarrow [A] \rightarrow [B]$ × ST DE SELLANXRA M XRA HL [A] < [A] < [AL] * Flags Zero Flag, Sign Flag, Panity Flag are altered to replect the result of the operation, Canny blag and auxiliary canny blag are reset (1) Byter of Machine Cycle T-state XRA R 1 atab to 1 4 XRA PA 1 6 XRI (Exclusive OR immediate data with 2 add bro accumulator) at as herely and there * Syntax: XRI 8 bit data bid 8 IRO Description: > The 8 bit data are exclusive OR with the contents ab the accumulator and the result are stored * Example: XRI 8 bit data Find and Practicenty XRI YOH [A] <- [A] V-[YOH] * Flag: Sign Flag, Zeno Flag, Parity Flag are attended to reflected the result of the operation Canny Flag and Auxilary Canny Flag reset, Byte Machine Cycle T-state JU DVIZ XRI 8 bit 2 2 7 sit the data nesult and stoned in the actumulators

Scanned by CamScanner

(ACMP (Compare with Accumulator) Syntax: CMP R/M X is at the analy of a proofien. Descriptions × =) The content of the operand (R/M) are compared with the contents of the accumulator. Both contents are presented and the comparision shown by setting the blag. Comment Cy 2 * Examples A>R/M 0 0 510 0 A = R/M0 10 A < R/MX A>R/M Flag: Sign Flag, Parity Flag, Auxilany Canny Flag ane also × modified in addition to ZERO blag and Canny blag to neblect of the operation, Mochine Cycle Byte T-state CMPR 1 1 4 CMPM 1 2 7 OCMI (Compane with Accumulator Immediate) Syntax: CMI 8 bit data × Description: X =) The content of 8-bit data in compare with the content Ne blag inc athreated. ob accumulator, =) The resulting of comparision are indicated by setting Amo the blag. Ex.

Scanned by CamScanner

32 -				
*	FLags		1 april 100	the manmail and a full
	3 Sign	Hag, panit	y tlay, auxiles	ny canny blog are modify
	to n	setlect the	result of ope	nation,
	3 But	canny bla	g and zeno tl	as ane not memodified
	to r	netlect the	e nesult o'to p	eration
¥	Ezamp	lei	100 million (1996)	A L C Patronata
		Canny Flag	Zeno Flag	Comments,
		0	0	A > 8-bit data
	-	0	10 7 4 -	A = 8-bit data
			In O - A	A< 8 bit data
			1	A> 8 bit data
		Byte	Machine Curle	Tretate
	CMI 8-bi	t 2	- 0000	
۽ ر	9 C. M	A (Compile	2	7
×	Custon	Coump te	ment with Ho	cumulator)
A	Santax	Am		7
×	Descrip	stiong	1 I.	- J - RaMJ
	Plhis	instructi	on with comple	ement the content of
	accur	mulator	and nesult	stoned in the
I.	accu	mulaton,	11 Junio 2 Clin	
×	Exampl	e: It A=	= C M A = 6 Y	++ = 0110 0100
	and the I	H	(MA A=)	1001 1011-> [+7
X.	FLag: N	o blag arre	e abbbected,	Thu taxia, just -
part	1 12 110	Butes	Machinewal	
1	Cont			I-state
	Cint	1 1	1	Y I
0				
1				

(DCMC (Complement with canny blog) * Syntax: CMC Descriptions × =) This instruction will complement with the content of canny blag and nesult stone in the canny blag. × Example: IF C= 24H => 0010 0100 V Complement 1101 1011 -> [cs] Flag: Canny blag are modified and no other blag are × abbected. Byte Machine Cycle T-state Cm Y'a SHIFT OR ROTATION GROUP:-The instruction of this group perform notation i.e. Left of the content of accumulator. Example: RAR (Rotate Accumulator Right) RLC (Rotate Acccumulator Lebt with canny) () RAL (Rotation Accumulator Lebt) * Syntax: RAL × Descriptions > Each binary of accumulator is notate left by one position through the carry blag. Bit Az is placed in the bit canny blag and the canny blag is placed in the LSB statistical and a service all roll and Xt FLage =) The canny blag is modified according to the bit of A7. Rest blags are not modified. ZAZ

Sar

Scanned by CamScanner

(put grade at a " normaligned)) UM * Example: 0 1 0 0 0 A7 A6 AS Ay A3 A2 A1 A0 MSB LSB tanthas a gold prings and in shill allosen has gold know TAn+11 < -/An7 T-state Byte Machine Cycle Fø. 4 RAL Epli puro) : " 2) RAR (Rotate Accumulator Right) Syntax: RAR × * Descriptions > Each binary ofbit of accumulator is notate right by one position through canny blag. "Ao" is placed in the canny blog and the bit in the canny blog is placed in the MSB. * Example: 1 1 1 1 > Cy: > A7 A6 AS AY A3 A2 A1 A0 MSB LSB $[A_n] \leftarrow [A_n+1]$ Flag: Canny blag is modified according to the bit of × Any Sign blag, zeno blag, parity blag, auxilary carry blag are not affected. J-state Machine Cycle Byte RAR

Scanned by CamScanner

3 RLC (Rotate accumulator left but not through canny) * Description: FILTER FRE MEMORY LEVEL * =) Each binany bit of the accumulator is notated left by one position but A7 is placed in the position Ao. the sequence of a prigram - Worded Garan Bronch instauction instruct the microprices se * Flag: Canny blag is modified accordingly. Rest are not modified. T-state Machine Cycle Byte The Innur 1 RLC (YRRC (Rotate Accumulator right but not through canny): Syntax: RRC × of the instruction Description: X >Each binany bit of the accumulator is notated night by 1 position. Bit Ao is placed in the position Az as well as in the canny blag, Conditional Junio). gravia Innaitiond 1 a) Conditional Jump * Flage Canny blag is modified according to the bit Ao. Rest are not modified. Byte Machine Cycle T-state => AHE CALLCE CE MOLDELO SARE LOPEN LIM the places and set on neset netlect the daily Condition.

Scanned by CamScanner

Branch Control Group:-=>It is sequential machine, executing theme code brom one memory Location to another Location, Branch instruction are more powerbul because they allows the microprocessor to change the sequence of a program either conditionaly On unconditionaly > Branch instruction instruct the microprocesson to go a dibberent Location and michophocesson. Continue to execute a machine code brom a new Location, appl mide (i) > The branch instruction sets are classified into into three decategories approximate and JJUMP instruction 389 salars ijCALL instruction to pin balatanin RETURN Pins truction Ind proved dus i) JUMP instruction and the million Lad => This instructions are classified into two types a) Conditional Jump. b) Unconditional Jump a) Conditional Jump , + A => This is Binstruction allows the michophocesson to made the decision based on the centain condition i.e. intiated by blag, => After the logical or mathematical operation the blags are set on reset reflect the data con dition.

=> The conditional jump instruction check the blag condition and make the decision to change or not to change the sequence of program. => In BOBS michophocesson, live blag are present out of tive blag, Auxilany Canny Flag is used as a internally to the microphocesson, Syntax: JMP 16-bit address Description: DI THE =) This instruction transfer the program sequence to the memony Location specified under the blag condition. =) This is 3 byte instruction where i) First byte is bon opcode/operation code, ii) Second byte is bor specity low order memony iii) Thind byte is bon speciby high order memory Examples JMP 6000H) withollo is through and a l Ilin nich 2 byte J2-byte all in aniho) be st of a banks @ Jum b) Unconditional Jump => The 8085 instruction set include one unconditional Jump. => The unconditional jump instruction benables the programmer to set ob continuous loop. Syntax: JMP 16-bit address X × Des iption: => The program sequence is transfer to the Memory Location specified by 16-bit address hate has in the operand, a suritant seconds

Scanned by CamScanner

> This is 3 byte instruction. First byte bon op-rod. to llowed 16-bit address and the second and thind byte specified to 16-bit memony address The second byte specity low-onder address and thind - byte specify high-onder memony × Example: JMp 16 bit address JMp 65 1st By te 00000110 00000101 35 This easily straight and so the contract highonder lowonder databus databus 3rd byte 2nd byte OJP (Jump on positive) 1110 STATION × Syntax: JP 16-bit address × Descriptions Jump is effective, it the sign blag is neset otherwise Continue in the microprocessor and data will be stoned in the PC/main program is nosed is not × Escample: JP 6000+1 [Pc] < 6000 H in land that soll (= O JN (Jumpon Negative) * Syntax: JN 16-bit address * Description8 =) Jump is ebbective it the zero blag is set otherwise continue in the microprocessor and stored in the main program/pc.

Scanned by CamScanner

* Example: JN 6000HALLY Ston Transmith 090 () [Pc] ← 6000H JZ (Jump on Zero) moder service Syntax: JZ 16-bit address × and the second s Description: × =) Jump is effective it the ZERO blag is set otherwise continue in the michophocesson and stoned in PC. [PC] ← 6000 H * Example: JZ GOODH and NL DC ... tag 2 X (JNZ (Jump on No Zeno) R. and Langers ! Y × Syntax: JNZ 16-bit address × Descriptions is mailing private the =) Jump is effective if the zeno blag is meset otherwise continue in the michophocesson and data will be stoned in the PC × Example: JNZ 6000H [PC] ← 6000H ØJPE (Jump on Parity Even) B. G. D. Margaret Syntax: JPE 16 bit addresss X × Descriptions of the write according . 11. =) Jump is ebbective it the parity blag is set otherwise Continue in the michophoresson and data will be stoned in the PC. Example: JPE 6000H ж [PC] < 6000 H

(JPO (Jump on Parity Odd) Syntax: JPO 16 bit address * * Description: =) Jump is effective it the parity blag is set otherwise continue in the microprocessor and data storred in the PC. * Example: JPO 6000H [РС]← 6000н VD JC (Jump on Canny) Syntax: JC 16-bit address X × Description: J =) Jump is effective it the canny blag is set, otherwise continue in the microprocessor and stoned in the PC, × Example: JC 6000 H [PC] - 6000H 27 015 05 640013 VID JNC (Jump On No Canny) CAMPTEL JNE SOLON Syntax: JNC 16- bit address a as and 1970 ¥ × => Jump is effective if the canny blag is neset otherwise continue in the microprocessor and stoned in the PC, Example: JNC 6000H × continue in the mutant [PC] ← 6000H HODDA BAC HALLAND HODD -- Bal

ii) Call Instruction 140077 11167 1914 1.7 => 9t is used in main program to call a sub-noutine when a sub-noutine is call the content of program counter stone on the stack and the Program caunter execution is transber to the sub-noutine address, shows interest => Call instruction is divided into two types: et mandarda Conditional Called as not aver Duconditional Call a) Conditional Call Jata, Do mun pun it =) The instruction is used conditionally to call the subnoutine. This instruction transfer the program sequence to the subroutine address =) The instruction set the contrept of program Counter on the stack and the stack pointer decremented by 2 and data will be stoned in the program counter, no pollar Syntax: CALL 16 bit address Descriptions DUTN LIFT => This is 3 byte instruction. 1st byte bor opcode, 2nd byte for Low order memory address) 3rd byte bon high orden memory address, =) It the condition is true, then bive machine cycle and eighteen T-state are used, it the h. condition is balse then two machine ryck ma and nine T-state ane used in b has COUNTERT.

	Example: CALL 6000H
e	$[Pc] \leftarrow GQOOH$
	b) Unconditional Call
31	This instruction is used unconditionally to call
	a submoutine. This instruction transfer the
	program sequence to a sub noutine address,
	>>>> Thes instruction set the comtent of priogram
	counter on the stack and the stack pointer
	decremented by 2 and data will be stoned in
	the program counter.
10	Syntox: CALL 16-bit address
	Description sulland 2 as part and manda?
	> This is 3-byte instruction where Ist byte is
	bor operation code, 2nd bute bor low order
t.	memory address, 3rd byte for high order
),	memory address, a participation
	=> No blag ane abbected in provide all
	Example:
	CALL GOODH Byte MC I-state
	Shorts PCT & GOODH PL S 18
	OCP (Call on Positive)
	Syntax: CP 16-bit address
	Decardetion: 10 Broadaness
	= Call is effective it the gian klag is neset
	otherwise continue in the micro processor
	and data will be stored in the program
	counter.

Example: CP 6000 H [PC] <= 6000H (DCN(Call on Negative) Syntax: CN 16-bit address Descriptions => Call is ebbecetive, it the sign blag is set otherwise continue in the michopprocessor and data will be stoned in the program counter, Example: CN 6000H $[Pc] \leftarrow 6000 H$ OC2 (Call on Zeno) bbs total 19 hains Syntax: CZ 16 bit address Description exting off to entrolly as 1107 => Call is ebbective, it the zero blag is set otherwise continue in the michoprocessor and data will be storred in the program counter Example: CZ 6000H(1)1) JTO [Pc] < 6000H DCNZ (Call on No Zero) (KIMA) (10 MAD)))) (1) Syntax: CNZ 16-bit àddress Descriptions > Call is e bbective, it the zero blog is reset otherwise Continuer in the mignoprocessor and data will be stoned in the program counter (PC) Example: CNZ 6000H [PC] ← 6000H 511

OCPE (Call on Parity Even) 1390 alamont Syntax: CPE, 16-bit address > Call is effective it the parity blag is set otherwise continue in the microprocessor and data will be stored in the Program counter, has she standard at al analing Example: CPE 6000H [PC] ~ 6000 HO3 40 calagor3 @ CPO (call on Parity Odd) Syntax: CPO 16-bit address Sno Uno) SOM Description: would be so interes > Call is ebbective it the parity blag is set otherwise continue in the michophocesson han and data will be stoned in the program counter (PC), and harola dillow atob Example: CPD 6000 HODDI 50 1919 [PC] ← ,6000+1 VD C C C Call on Canny (ones of no Judy) E MOU Syntax: CC 16 bit address I II SUD status Description. Descriptions Call is effective it the carry thag is set otherwise Continue in the michophocessor, and idate will be storred in the program counter (PC). Example: CC 6000H 1003 SHO whyme 3 [PC] < GOODH

VIII) CNC (Call on No Canny) Syntax: CNC 16-bit address Description: =) Call is ebbective it the canny blag is neset otherwise continue in the microprocessor and data will be stoned in the program counter (rc). Example: CNC 6000(H-TE+P TO), stateT) [PC] <- 6000Hag Linetichard d iii) Return Instruction RET I => The Return instruction is used at the end of the submoutine to return to the main program. =) When the Return instruction is executed at the end of the subroutine, the memory address Stoned on the stack is netenive and an the Sequence of execution is stay in the main program. => Return instruction are two types: Manual Mar Conditional Returntant alt C Unconditional Return a) Conditional Return monthing all with => Be kone the execution of subnoutine the adress obnext instruction of main program is save on the stack through the conditionally and data will be stoned in the program counter (Pc). Syntax: RET 16-bit address Example: RET 6000H This is indirect HOODS -> [Day nich

Scanned by CamScanner

Description: (PURD) M AN JUD) JAJ (TR => 3% the conditional is true and the programme neturn know the subnoutine the execution of a conditional meturn take la one machine La cycle 2 T-state provision as working => 96 the condition not true only one machine cycle 6 T-state (OF-4 + SP-2) 010 010. b) Un-conditional Return Syntax: RET 16 bit address Description. Description: => Bebone the execution of the sub-moutine the address of the next instruction of the main program is saved in the stack. > Then the execution of meturn instruction bring back the saved address brom the Stack to the program counters (PC), > The content of the stack pointer incremented by two to indicate the newstack top, Then the program JUMP to the instruction to the main program next to call instruction called submoutine entranteri tanta rendit enally and deta > No blags are abbected. Byte M/C Cycle | T-state 1 10 is indirect addressing mode. =) This

Example: RET 6000H (1 monored) 5 18 [PC] <= 6000H () RP(Return on Positive) Syntax: RP 16-bit address Description; =) Return is effective it the sign blag is reset otherwise continue in the microprocessor and data will be stoned in the program counter (PC), Example: RP 6000 H [PC] ← 6000H (2) RN (Return on Negative) Syntax: RN 16 bit address Descriptions > Return is effective it the sign blag is set otherwise continue in the microprocessor and data will be stoned in the program counter (PC), Escample: RN 6000H [PC] <- 6000H ORZ (Return on Zeno) Syntox: RZ 16-bit address Descriptions C. warmerto => Return is effective it the zero blag is set otherwise continue in the michophocesson and data will be stoned in the program counter(PC). Examples RZ 6000H [PC] ← 6000H

ORNZ (Return on No Zeno) Syntax: RNZ 16-bit address Descriptions > Return is ebbective it the zero blag is neset othenwise continue in the microprocessor and data will be storred in the program counter. Example: RNZ 6000H [PC] - 6000H 5 RPE (Return on Parity Even) Syntax: RPE 16-bit address Description: > Return is effective it the partity blay is set otherwise continue in the microprocessor and data will be stoned in program rounter (PC) Example: RPE 6000H [PC] ← 6000H @ RPO (Return on Parity Odd) Syntax: RPO 16-bit address Description: => Return will ebbective if the parity blag is neset otherwise continue in the microprocessor and data will be stoned in the program counter CPC) Example: RPD 6000 H PC < 6000 HIZ ad Ilica atos Frankelin RZ 6000H H0073 ----> [3m]

() RC (Return on Canny) Syntax: RC 16-bit address Descriptions =) Return is ebbective it the canny blog is meset otherwise continue in the microprocesson and data will be stoned in the program counter, Example: RC 6000H [PC] ← 6000H BRNC (Return No Canny) Syntax: RNC 16-bit address Description: => Return is ebbective it the canny blag is neset otherwise continue in the microprocessor and data will be stoned in the program counter (PC). Example: RNC 6000H PCT ← 6000H Par interest it (9) RST (Restant) Instruction 4-1 1 - 26 1 Syntax: RST n Descriptions => Restant instruction are equivalent to 1 byte CALL HLT (Store July that and the instruction. =) In this instruction, the content ob program counter is a set on the stock. => The program JUMP to the instruction starting at Resart Location. The address ob nestant instruction is B times (0-7), ell of (=

		1 V Maire
- and the second se		
	> This is indirect add	nessing mode,
	Byte Machine C	ycle T-state
	1 3	12
	INSTRUCTION	RESTART LOCATION
	RSTO	0000
	RST 1	0008
	RST Z	0010
	RST 3 HODD	0018
	RST Y	0020
	RST 5 REALING	0028
Ì	KSI 6	0030
\mathcal{V}	NOP (1)	INSTRUCTION:
(+)	Suntary NOP	
	Description:	
	> No operation is Der ha	
	executed	med when the instruction
	=> The register and blag	ATTP NOT OKKENTOP
	Byte Machine	Cycle T-state
111	1) alit to at 1 hadrondan in	1 4
	HLT (Stop Instruction):-	- Ne townium: I inology (
sinta.	Syntax: HLT Inton ot	in the true true
1	Description:	the pilt ap tro
1	on,	the execution of microprocess-
	=> No blags cane abbected.	Resalt Lication. The
		en antractions is

Byte Machine Cycle T-state 1 . (Laston) 24 Adia JA South XTHL (Exchange H-L with top ob the stack) (Exchange the exact register pair with the top of the stack) Syntax: XTHL [L] <> [SP] EH]↔ESP+I] Description: => The content ob negister L are exchange with the top of the stack, 5 5 4 1 A A A =) The content of negister Lane exchange with below of the stack top. => This is nesister indirect addressing mode. =) No blags ane abbected. Byte Machine Cycle T-state 5 16 1 Example: Bebone XTHL between (lower)" to over Hand 2 hours) 141 2. (Hister) A2 2095 I val te 38 2095 Sp 67 2096 Abten XTHL instruction and Family at (LOWERDyte) Higher + 38 67 57 2095 2095 2096 A2 SP enne egall MA 👙 ofter ho.

PCHL (Priognam Counter H-L):-(Load PC with H-L' Content):-Syntax: PCHILLO got dillos J.H. Sprodoz J.H.TX (Eve) and the chart [gin] ----- [gin] (13) (12+2 91+ to [PCH] ← [H] [PCL] <- [L] Description :-=> The content of H-L pain ane transterred to the Program Counter =) The content of H are move to the high order (H) 8 bit of the program counter and the content ob. L are move to the low order (L) 8 bit ob the program Counter. => No blags are abbected, Byte Machine Cycle T-state 1 1 SPHL (Load Stack pointer with H-L content):-Syntax: SPHL [SP] < [HL] mitmation: HIX motion Description: => The content of HL pair are transfer to the Stack pointer => No blags are abbected, Byte Machine Cycle T-state 1 6

INPUT OUTPUT INSTRUCTION:-IN INSTRUCTION (Input to accumulator 8-bit data) 11 11 march Syntaz: IN 8 bit port address [A] ← [Pont] → [And a start of the start of Description: =) The data are available on the port is move to the accumulaton. =) Abten the IN instruction the address ob Port is specified. The second by te of the instruction content address of the pont, => No blags one abbected. => This is a direct addressing mode, Byte Machine Cycle T-state 3 10 10 2 OUT Instruction (Output brom accumulator to 8-bit data):- (sympotre biden3) II (1) Syntax: OUT 8 bit pont address A to the second [A] -> [Pont] to be a second of the traction is experied to Description: =) The content of accumulator is move to the 8 bit port bolivillo eno sente ol 2 addness => No blags are abbected. Machine Cycle T-state Byte

Γ	STACK RELATED INSTRUCTION:
	i) PUSH
	Syntax: PUSH Ro
	Description:
	The PUSH the content of negister pain into the stack
	Example: PUSH H-2
odl	at womPUSHAHH-Ladt no aldolight for the difference
	W-Z D-E H-L H-L ALVANDO
21	in Das anoble and autowate Die alt mettle (a)
	Gropentani antiga atpé bance ut challonge
	Syntax: POP Rp
	Description.
	POP the content of negister pain into the stact
	Example: 2-1 eleption of a strip
	POP U = E D = E = POP
	iii) FT (Fachia Que in interior interio
	Sustance ET combbo trad tid & TUD : rating?
	Descriptions (10091 4 [4]
	=) When the s instruction is executed the interact
170	are active to the enable suggestion
	⇒ No klags are akkected,
	Byte Machine Cycle T-state
	state 1 star Indrale yilled

WDI (Disable Intennupt) STC (S. + Conny.) Syntax: DI Description: Indam . M =) When thes instruction is executed the intermuptane deactive to the enable suggestion => No blags are abbected. I ame 1 Byte Machine Cycle T-state V)SIM (Set Interrupt Mask) suitagnil maldmazell Syntaz: SIM de apprende a sytemb puldaserf = assembler when the rungitan Description: =) When this instruction is executed the bit of the accumulaton are used in the program. URG (baisin) >No blags are abbected, Byte Machine Cycle T-state Y Anitgins of Vi) RIM (Read Intternup + Mosk) with water transf Syntax: RIM public in points milital ynamen (annule: (RG (100H Description; - Anthenastan of Bridgen 7 Syntax: LAIA - AIA-1 : rutage Elenne licht ⇒ No blags are abbected. Byte Machine Cycle T-state EGU (Some atu) 4 SILFIES equate to variable name to anomenic value on a same DS (Deline Stored) -> The directive define amount of free space.

Scanned by CamScanner

STC (Set Canny) Approximation Internet) Internet Id . r dapp Syntas: STC Description: =>The canny blag ocan be set using this instruction > No blags are abbected. and and an and the Market Byte Machine Cycle T-state 1 1 4 Assembler Directive (deal international tos) MIRA => Assembler directive is a message that is tells assembler where the program is located in the Super the month of the second of the menor soul as the > It is also called as Pseudo. ORG (Onigin) She flag, and abtented. Syntax: ORG Description: =) The next instruction on data is to be stoned in the memony location stoning at 6000H MIS what Erample: ORG 6000H END (End of assembly) ai mitantian sidt and (Syntax: E.N.D. ong sit in bezu one not plumusor Description! No blogs and otherid. =>It is the end ob assembly program, EQU(Equate) => It is equate to variable name to a numeric value on a value name, DS (Debine Storage) -> The directive define amount of bree space.

Scanned by CamScanner

and and
TIMING DIAGRAM What do you mean by Timing Diagram? The necessary step, which are carried out in MSig machine cycle can be πepnesented graphically such graphically representation called timing diagram. as plats What do you mean by Machine Cycle ? (MC) It is defined as the time required to complete one operation of accessing memory, accessing input and output data etc. T-state ⇒T-state is defined as one sub-division of the operation perform in an one clock period => T-state = - F [F= clock brequency] T state = 0.02040 =) T-state is bully depends open the clock brequency => Each t-state = one & clock period, Fetch Cycle (FC) It is a standard process which is needed for processing ob a data. It is called betch cycle, And otherwise it is as betch decode execute cycle, KNOWN Instruction Cycle (IC) ⇒ It is the time taken to compute the execution of an instruction, Instruction cycle is the combination of betch Cycle (FC) and execution cycle (eg) IC= FC+EC

> The necessary steps which are cannied out to get the data know the memory and execute it constitute to a betch cycle in home norm of stops during of along Instruction Cycle Machine Cycle >It is defined as the time It is the time taken to nequired to complete one compute the execution of an instruction. Instruction cycle operation to accessing memory accessing input and output is also bined as combination data is called machine cycle OF FCSEC, Diagnam Diagnam Fetching Fetching Decoding Storing Running Decoding Executing Executing Process Process Fetching, de coding, execution, Fetching, decoding, execution, stoning trunning, Memory Memony Machine (ycle does have Instruction Cycle does not Memory capability have memory capability Components Components Memony. Unit (MU) ((PU) etc. Register, ALV, etc. Memory Size: 1 to 1 Memony Size; Machine cycle considering more Instruction cycle consider memony space than IC Less memory space than MC above timing diagram for an operate 31 a dat st toj vergalo primit (Tretr. Betch Egele, To Te, Te, Ta, MARC Consecutive Kour clock cycle.

Clock Gydle (CC) and sounded and a processor =) The speed of a computer CPU is determined by clock cycle. The clock cycle is measured in Hentz(Hz). =) Computer processon can execute one or more instruction per clock cycle depending upon the type of proceesson. and alatamia it har weat Timing Diagram bon Opcode Fetch Cycle MI Signal EGT Tz T3 " CIK 10m eniba Storing 50 Titura) SI Ag-As 96 (Bridst INSPE High onder VI. speci SICTING. ADO-ADJ OW7 JET NSPE DATA caph als machine (3 PLE plilid a summi RD Menser Description: ⇒ In a betch cycle, the microprocessor betches the opcode of an instruction from the memory and above timing diagram for an opcode betch cycle >TI,Tz, Tz, Ty timing diagram for an opcode. Betch cycle. To Tz, Tz, Ty are consecutive Four clock cycle.

⇒ The microprocesson issues a low IO/m signal to indicate that its want to make communication, with the Memony.
⇒ Again the microprocesson, sends out high So ands, signal to indicate that it is going to penboum ketch operation.
⇒ Ag-Ais, Ao-A7 depends upon the data which will be cannied out on the opcode betch cycle
⇒ ALE transfer address latch enable and it is mainly used for transfer the data brom one location (RD) will be perborm.

Timing Diagram box Memory Read Operation



StanioDeschiption: MVJL was a low IC/M strongarzia od de > The processon takes three T-states to execute the cycle for memory read operation. And seven signals are used to read the memory operation and that is CLK, IOIM, So, SI, AB-AIS, BO-AZ, ALE, RD =) The memory read machine cycle is executed by the process on to nead a data byte brom memory. > The instruction which have more than I byte word size will use the machine cycle after the opcode the machine cycle, (1) Timing Diagram bon Memory Write Operation Signal T2 T3 Ti CIK J01m 5, So AB-AS · H. gh Onder Unspe Vispe ADO-FD7 UNSPE, LOW ord ALE NR

Scanned by CamScanner





=> I 10 White cycle is executed by the process of to white a data byte I/o port on know the periphenial on which is I/O mapped in the system, => The input instruction uses the machine cycle during the execution. Timing Diagram For MOV A,B Signel TI Ty Tz T_2 CIK MOV A, B IO/M L 7000 51 Su AB- AIS Ursp Unsp Hie 7-0 AD-UNAP 00 78 BUR ALE RD i > The processor takes bour T-state that is Ti, Tz, Tz, Ty and sight signals are used to execute the operation such that MDV A, B that means date will be move knom B-C pain negister to accumulator. => The instruction MOVE A, B is a 1 byte instruction michophocesson takes one machine cycle (opcode (stated betch) to complete instruction, Hence, the code bor MOV A, B is passed the Michophocesson the michophocesson



Scanned by CamScanner



Scanned by CamScanner

Description: asitemiteril ARL not mangail primit > The processon takes 13 T-states i.e. T, to T13 and eight signals are used CIK, AB-AIS, AO-AZ, ALE, JOIM, So, SI, RD \$ In this diagram, we bollow that is T1, T2 T3, Ty are called opcode betch and TS-T13 are called memory nead on opcode nead, 9t consisting of 3 bytes, 4 machine cycle used as to priocess LDA instruction in michophocessor

MICLOPROCESSOR BASED SYSTEM DEVELOPMENT HIDS			
Interbacing: noit worten I ATE and mangerill grimities			
> It is a microprocessor is to connect it with various			
peripherials to person various operation to obtain			
a desired output.			
> Interbacing are ob two types: OMEMORY Interbacing			
(1) Menson Q I/O Interbacing			
Intembry Interbacing			
> Memory interbacing is use, when the microprocessor			
needs to access memory briequently bor reading			
And willing data ostoried in the memory,			
Specific reading to a			
DTID 9, 1915 TER OF a memory chip,			
J TID UNTERBACING			
=> 10 interfacing is achieved by connecting keyboard			
mission and display monitor (output) with the			
Design			
1 depposing			
> H memony map is a pictonial representation of the address			
range and shows where the different memory chips are			
located within the address range.			
Example EPROM PAddress Mange of EPRODICI'S			
3FFT 3FFT			
RAMI JAdness range of RAMI Chip			
RAMZ JAddness range of RAMZ Chip			
DPM 2 Port Port Port Port Port Port Port Port			
A3FF			
RAMY A40 01 Address range of RAMY Chip			
FFFF			

ŕ

.

+	
Dikkenence between Memory 1	Napped I/O and I/O Mapped 10
Memory Mapped I10	I/O Mapped I/O
 ⇒ Common address space required ⇒ A single set ob read on write Control lines ⇒ More decoding is required ⇒ Mone decoding is required ⇒ Memory control signal is used to control read and write i/o operation ⇒ Memory and i/o share the entire address range of the processor, ⇒ Example; 	 Dibbenent address space Dibbenent address space Required, Separate read on write control signals. Less decoding is required, JIO control signal is also use to control read and write operation, Processor provides separate address range bor memory and IID
Program RAM I/D register Vaniable RAM Static RAM	Ссатр Ге: <u>Prognam RAM</u> <u>IIO педіsten</u> Vaniable RAM Static RAM
8255 PPI (Programmable Per \$8255 is a programmable per \$9t was developed and manu	eniphenial Intentace, iphenial intentace, bactured by intel componation
in 1970, => 9t is otherwise called as 82	SSA,
B255 PPI is the interface and I/O device to connect B255 used as 3 port i.e. F	e between microprocessor ; per ipherial device pont A, port B, port C.

nes + tween Themany Bappy OVI L. (PontA) 8255 (Port B) I10 Micno -PontC device PPI processor Pin Diagram of 8255 PPI > PAy 40 PA3 4 1 stinu bus 39 > PAS PAZ < 72 > PAG 38 3 PAI < > PA7 37 shares 74 PAO 4 WR 36 5 RD - RESET 35 CS 6 8255 PPI > Do 34 7 GND 33 pin diagram $\rightarrow D_1$ P1 Ao man and a all -> D2 32 PC7 KITES 10 Compl > D3 31 30 >. Dy PL6 114 eld amm.w.gon $\rightarrow D_{5}$ PLs < 12 Perciphenial DG 28 27 PLYF 13 >D7 14 PLOF hands and man bru >Vcz 26 15 PCI + >PB7 25 16 PC2 4 31324 >PB6 17 PC3 K > PBs 23 18 PBO 4 t sugar > PBy 22 19 PBI F 17.1 PORT 21 > PB3 20 PB2- f

Scanned by CamScanner

=> 8255 is a 40 IC pin package and each pin divided into bour categories: (1) Port (11) Data bus (11) Power Supply Langt Brits of 311-265A (IV) Control Signal DWER SUPPLY Port =) It is generally a specific : place box being physically connected to the other devices using a socket and plug in computer generally two ports are used: Junpil Juning 1) Serial Port 1) Panallel Pont SCHARD SECURI Serial Port and aldere surger trans ends as was file =) Transmit 16 bit data at a time in sequence order. Ex : Scanners June - atical 2 Panallel Pont Ell's meting Len silver > Transmit more than 16 bit data at a time purallely. al mu source Ex; Printer no kuqui untraise a sina \$8255 has ypont: (1) Pont A WEILD REALS TORING (11) Pont B (11) Pont C (Lowen) alternan hussi and (IV) Port & (uppen) $\Rightarrow PA_p - PB_7 = Port H(8 bit)$ $\rightarrow PB_0 - PB_2 = Pont B (Bbit)$ >PCO-PC3 = Pont C (lower Ybit) states onow > PCy-PCZ= Pont C (upper 4bit) RESET \$ 34 is octive high signal. It clean Line comm Wind registers and save all port in the Jac + pant

Scanned by CamScanner

Data bus: the spectrum and of OP => It is a B bit that is Do-Dz and it is also called bidirectional and pin occurring 27 to 34 in the 8255 diagram, Jord and (VI) Power Supply: FOILT ⇒ 8255 PPI uses +5V power supply as Vcc and 26 number of pin use for the Vcc and 7 number +11+ Pin as ground (GND) pin. Control Signal: Servel Port CS (Chip Select) 1) Pigallet Peat =) A Low on this input signal enable the communication between 0255 and CPU, 10 mini and 11 ministry WR (Write Signal) > It is active low signal, It performs write operation When the signal goes low the microprocessor write into a selected input on output pont and a control (11) Port B. RD (Read Signal) =) It is active low signal. It performs read operation when the signal goes low the microprocessor nead into a selected input on output port and a control Wond negister (HAP nowa) Strate 299-395 RESET (Jidraman) DINOT = + 39 - 19 4 \$ gt is active high signal. It clear the control word register and save all port in the input port,

A, Ao Lokain > These are normally connected to the Lower bit of address bus that is Ao-P, and occupying the pin 8\$9, Openational Mode & 8255:-There are two different operating mode bor 8255 PPI: 11) Bit set on Reset Mode (ii) I/O Mode define the strate synch as handsharany. BSR Mode 11 1.10 2011 > 9t is mainly used to define handshek signal I/Q Mode > It is used for input or output data transberg, Control Word Register intermined as mound => 8255 may be operated in one of the 2 mode Ethat is BSR on I/O mode) by initialising Dy bit, =) It Dy bit is equal to 1 then it is operating in I/O mode. => It D==0, it is operating in BSR mode. Input On Output Pont: Input On Output Pont: > This mode is divided in to 3 types Mode O A trad 1) Mode 1 113 mode 2 d tusy ModeQ PURT (> It is a simple 110 mode, > In this mode part A, port B, port G are used as simple 8 bit I/O port. =) This port couldnot require handshaking signal. > There is no need of BSR moder that's mawhy we are using 1/0 mode in this mode.

Mode 1 => It is also known as storbed i/o mode. > When Group A and Group B are programmed to mode] then two pont operated in storbed in mode, to this Birst of all control word negister to BSR mode to define the store signal as handshaking, > Abten that the control word negister is program to ilo mode. Mode 2 part at ab + mature and + many - most bas a life =) It is also known as bi-direction handshaking i/o. ⇒ In this mode port A is used as bi-direction mode and port B is either on mode D on mode 1, Continuing obi Ao A1 Lot Imposed and at the > The selection of ilo port and control word Register is done by using AOAI, 1 = Altri Selection abor aid (Ao Pont A Jakonk 0 0 01 Pont B County :1 1 DodeQ Pont C \bigcirc 1 . J Control Word at HIG 1 tt aI & 15 0 5 C 6 1 1

Simple & bit I/O Pont.

SThis perit couldnet require haddaking innel SThere is no need of SSR meder ther's makers



Scanned by CamScanner

> Continuing Operational Mode of 8255 => There are two modes: → BSR (Bit Set on Reset Mode) > I/0 BSR D7 Do Ds Dy D3 Dz D1 Do 0 X χ Х ⇒ It is set/neset 11 gt is used to . Pin of Pont C ⇒D7 bit is always bon BSR Mode select pinokpontc => BSR mode is always applicable to port C only (PG-PC=) =) Each Line of pont G can be set on reset by loading in control word register (CWR), ⇒ Bit D6, D5, Dy are unspecified. Bit D3, D2, D2 are used to select the pin of port C. Do bit is used to set or neset the pin ob port C. I/O Mode D6 D5 Dy D3 D2 Dy Do D, > This mode is selected when Dy bit is one > There are three input, output mode 1) Mode O (Simple I/O) 2) Mode I (St robed I/0) 3) mode Z (Strobed I/O bidirectional) > Do, Da, Da, Dy ane assign bor Pont C Lowery Pont B, Pont C upper and port A respectively,

Scanned by CamScanner

=> Ik Do = Dy = D, the port C lower and port A is act as output port. 96 Do= Dy= 1, the port C upper & port A act as input pont. => 96 D1 = D3 = D, then port B & pont C upper act as input port gk D1=D3=1, then port B & pont C upper act as output pont. => Dz is used for the mode selection of group B(port B and port G lower) =) When $D_2=0$, mode 0 is selected and when $D_2=1$, mode=1 is selected, => Ds and Ds arreused for the mode selection of group A (PontA, Pont C, Uppen) Mode selected a bit Dz, Ds, Ds are all O box mode O => Control Word D6 Ds Dy D3 DZ DI Do Control Word . Bit no. Mode PCT Port C Pont C Register Portz bon Port B Upper Lower Apart mend is adere for milks many many min to be a The contract word is written with and we contract we'd Bit no (Do) < gt is bon Pont C lower) 의 21 2¹ 정 21) To make pont C Lowen an i/p pont, the bit set to 1. => To make port & lower an olp port, the bit set to 0. Bit no (D1) <9+ is bon Pont B> > To make port B an ilp port the bit is set to]. => To make port B an o/p port the bit is set to Q Bit no. (D2) <9+ is bon selection of the mode for the port B) =) It is bon the selection of the mode for the port B. It the port B openated as mode 0 the bit is set too, Scanned by CamScanner

bon mode 1 operation ob the port B, it is set to 2.				
Bit no. (D3) < I + is bon the pont Cupper.).				
> To make port Cupper are i/p port the bit is set to				
1,				
> To make port C upper are ofp port the bit is set to				
D: Versen de set als sabers en l'en en en l'				
Bit no. (Dy) (It is bon PontA)				
> To make port A an i/p pont, gt is the bit is set to]				
=> To make portA an o/p port, gt is the bit is set to D.				
Bit no. Ds, De				
= Thes bit is to define the operating mode of Porth,				
MODE OF PORTA	BitNo	B'+ Np. C		
MODE O	0	DITING		
MODE 1	0	1		
MODEZ				
Control Word				
=> Control Word is used bon the programming port of 8255				
The control word is written into the control world				
negisten. (nous) Dass and distances of the				
=> No nead operation of the control word negister is				
allowed. It a particular port is to be made				
an ilp pont the connesponding bit bor the point				
is said to 1. an in git and the same if E				
> gra particular port is made an output port the				
connesponding bit bors the port is set to 0.				
Situation the set of a state of the set of the set of the				
at the point B envire that is modely the				

Control Group > The 24 line ob ilo pont ane divided into two groups bien group A, group B, => The group A contains port A & Port Cupper =) The group B contains port B & Port C Lower, Intentracing Seven Segment Displays => Intentace the 8085 microprocessor system with seven segment display through the programmed 1/0 port B255. =) Seven segment displays is obten used in the digital electronic equipment to display inbormation regarding centain process, => I/O devices such as LEDs and key boards are essential components of the microprocessor based on microcontroller based system. ⇒ Seven-segment LEDs obten used to display BCD numbers (1 through 9) and a bew alphabets, => A group ab eight LEDs physically mounted in the shape ob, the number eight plus a decimal point, =) Each LED is called a segment and labeled as 'a' through 'g'. Fig. Seven Segment LED => Commonly used output peripherials in embedded systems are LEDs, Seven segment LEDs and LCDs, 8 the simplest is LED e Point d

Two ways of connecting LEDs to 1/0 ports 4) LED cathodes are grounded and logic 1 brom the Ild pont turns on the LEDs, current is supplied by the I/O pont called current sourcing. is) LED anodes are connected to the power supply and logic 0 brom the Iloport turns on the LEDs - The cumment is neceived by the chip called Cunnent sinking. LED7 PORTC PORTB M-W ww-RB7 RC7 -m-d RB6 ₩---Di RC 6 RBS -m--17--M---H RC5 M-D RBY M--H 451 RC Y RB3 m-RC3 M D RB2 -M -11-K RC2 RB1 M-D RC1 -M-RBD m RCO M-W LEDO Common Cathode Common Anode Active high Active Low ⇒ In a common anode seven segment LED. All anodes are connected together to a power supply and cathodes ane connected to data lines, Logic O turns on a segment

Memory Interbacing in 8085 mito standed sized > Memony is an integral part ob a microprocessor system, => Memony Interfacing in 8085 is used to access memony quite brequently to nead instruction codes and data Stoned in the memony. The tetal armine atal with 1. =>This nead/write operations are monitored by control ar Signals 20 brev ar (a =) The microprocessor activates these signals when it wonts to read know and write into memory, Memony Structure and its Requirements > Read/White memonies consist of an annay of megisters, In which each negister has unique address, > The size of the memory is NXM as shown in below bigune where N is the number of registers and Mis the word length, in number of bits. data WR Input bubbee 0 A- TCS EPROM 4096X8 lotated from ada decoden AII HID 2000 R/W 22 -1 a blip Memory 2048XB 2048XB Memory Ho Ho alvalis run! p411030 Output bubber OAN RD In Output bubber Joutput VIIGA stadius to data MITY ALM HU 51 JULIE (10) Fig (a) Logic diagram For RAM Fig(b) Logic Diagram for EPROM depends on the application

Scanned by CamScanner

Basic Concepts in Memory Interbacing => Michophocesson 8085 can access 64 Kbyles memory since address bus is 16-bit. But it is not always necessary to use bull 64 Kbytes address space. The total memory size depends upon the application. =) Generally EPROM (on EPROMs) is used as a program memony and RAM (or RAMS) as a data memony, When both, EPROM and ROM. . are used, the total address space 64 Kbytes is shared by them. => The capacity of program memory and data memory depends on the application. > gt is not always necessary to select 1 EPROM and 1 RAM. We can have multiple EPROMs and multiple RAMS as per the requirement ob application. > We can place EPROM/RAM anywhere in bull 64 bytes address space. But program memory (EPROM) should be located brom address DODDH since neset address of 8085 microproces is DODDH. AXaras => It is not always necessary to locate EPROM and RAM in consecutive memory. For example : 96 the Mapping of EPROM is brow DODD +1 to D= FFH, it is not must to Lorate RAM brom 1000 H. We can locate it anywhere between 1000 Hand. FFFH. Whene to locate memory component totally depends on the application.



Scanned by CamScanner



Linear decoding

In small systems, handware born the decoding logic can be eliminated by using individual high-order address lines to select memory chips. This is reberned to as linear decoding. Below Figure shows the addressing of RAM with linear decoding technique. This technique is also called partial decoding. It neduces the cost of decoding circuit, but it has a drawbaeck of multiple addresses (shadow addresses) Below Figure shows the addressing of RAM with linear decoding technique. Ans address line, is directly connected to the chip select signal of EPROM and after inversion it is connected to the chip select signal of the RAM, Therefore, when the status of AIS lines

....

is 'zero', EPROM gets selected and when the status of Als line is 'one' RAM gets selected. The status of the other address lines is not considered, since those address lines are not used for generation of chip 'select signals,







kunther processing (speech operation encoding etc.). before it is converted back to analog borm for transmission, is beinter to provide that actually Scanner: When we take photo or Scanner uses ADC internally to convert analog information provided by picture on document into digital in Bormation. Voice recorder: It uses ADC to convert analog voice information to digital information, DAC (Digital to analog conventor) > To convent digital values to analog voltage DAC is used; ⇒ It pentonms invense operation of ADC. =) There are two types of DAC (1) Weighted Resistor (11) Resistive Divider => Following specifications are considered from the design, development as well as selection of DAC. (digital to analog Conventen) -> Resolution -> Speed -> Reberence Voltages > Ennons -> Setting time -> Lineanity

Application of DAC:

> Modem: Modem needs DAC to convent data to analog bonm. So that it can be cannied over telephone wing => Pointers => Digital audio => Digital motor control

Entry (Course) and a second

here they are

Notice - autor

Sound equipments.

Data Transber Schemes

In a microprocessor-based system on in a computer data transter takes place between two devices such as Michophocesson and memory, Michophocesson and Ilodevices and memory and I/O devices. Usually, memories are compatible with microprocessons because the same technology is employed in the manufacturing of both memories and michophocessons, Hence, there is less problem associated with the intentocing of memory.

A microprocesson-based system on a computer may have several I/O devices of different speed. A slow I/O device can not transfer data when microprocessor issues instruction bor the same because it takes some time to get neady. To solve the problem of speed mismatch between a microprocessor and I/O devices a number of data transfer, techniques have been developed. The data transfer schemes are classified into the bollowing two broad categories: 10001 4 > Programmed data transber sc

> DMA data transber schemes.

Y.O.I.

Programmed Data Transber Scheme Programmed Data transber schemes are controlled by the Programmed Data transber schemes are controlled by the CPU. Data are transber red brom an I/D device to the CPU or vice versa under the control ob programs which reside in the memory:

These programs are executed by the CPU when an I/O device is neady & to transber data. The microprocessor executes the program to transber data. Programmed data transber schemes are employed when small amount ob data are to be transberned. The programmed data transber schemes are classibled into the bollowing three categories,

1) Synchronous data transfer scheme

1) Asynchronous data transber scheme

11) In thermpt driven data transfer scheme.

Synchronous Data Transfer Scheme

> Synchitonous means "at the same etime"

- ⇒ The device which neceives data ane esynchronized with same clock.
- ⇒ When the CPV IIO devices match in speed, the synchronous data transber is employed,

⇒ The data transfer with I/O devices a performed executing IN and OUT instruction for I/O mapped I/O devices on memory nead/write instruction for Memory.

⇒ This technique of data transber is rarely used because I/o device compatible with microprocesson in speed are usually not available
Hsynchronous Data Transberged not enall adult doministration ⇒Asynchronous means "at negular intervals" >In this method, data transfer is not based on predetermined timing pattern, > This technique of data transfer is used when the speed of an IlO device does not match the speed of the microprocessor. ⇒In this technique, the status of the I/O device i.e. wheather the device is ready on not checked by the microprocessor before the data transter. Purpose of Asynchronous Data Transfer > Micnopnocesson check the status of signal before the data triansber, > Then microprocessor indicates the I/O device to get > When I/O device get rieady the microprocessor sends instructions to transber the data MICRO PROCESSOR I/D DE VICE STATUS START ⇒A keybound interbaced to a microprocessor is or n example of this type of data transfer scheme in speed and usually not any inter

Scanned by CamScanner

Asynchronous Data Transber Scheme of an A/D convertor => Asynchronous data transber is used for slow I/O device =) An AID conventer has been transferred to the microprocessor to transfer data in asynchronous mode. Processo =) The michoprocessor sends a start of conversion signal SIC to the AlD convertor, =) The A/D is so slow therebore it take more time to convert analog signal to digital signal, =>When conversion is over AID converter make end of conversion signal, gt means E/G signal is high, > When E/C signal becomes high the microprocessor. issues instruction box data transber.



Fig. Asynchronous Data transfer bor an A/D converter

Internupt Driven Data Transber

⇒ In this scheme the microprocessor initiates an Ilo device to get rready, and then it executes its main program instead of remaining in a program

Scanned by CamScanner

Loopunoto check the status of the IlO device and meti =) gt just internupt the normal processing sequence of the microprocessor, > On receiving an interrupt the microprocessor Complete the currient instruction at hand and then attends the I/O device => It saves the contents of the program counter on start then take a subjroutine called ISS. =) It executes LSS to transfer data brom on to the I/O device. =) Diktement ISS are to be purprovided for dibbenent I/O device add deed arresped to) Abter completing the data transfer the microprocessor neturn back to the main program, DATA AD MICRO PROCESSOR CONVERTER INTR ElC PORT > 5/6 Fig. Intterrupt Driven Data Transber Scheme bor an A/D converter.

Scanned by CamScanner

Upterrupt Driven Data Trach

Chapter 5 : Microprocessor(Architecture and Programming-16 bit-8086).

ABOUT 8086
Soss 20 the higher version of soss Microprocenon. That has been developed by Intel conponention on 1976.
It is a 16-bit Microprovenon.
It has power ful instruction set and it is republe to providing multiplication and division directly.
It has a Address One end 16-data line.
It and addressing capacity in IMB.
It require 3 version of frequency 5MHZ, SMHZ, SMHZ, and IoMHIZ.
It and require yopin.

Register organization

A register is a very small amount of fast memory that is built in the CPU (or Processor) in order to speed up the operation. Register is very fast and efficient than the other memories like RAM, ROM, external memory

etc,. That's why the registers occupied the top position in memory hierarchy model.

The 8086 microprocessor has a total of fourteen registers that are accessible to the programmer. All these registers are 16-bit in size. The registers of 8086 are categorized into 5 different groups.



- a) General registers
- b) Index registers
- c) Segment registers
- d) Pointer registers
- e) Status Register

d) General Registers

All general registers of the 8086 microprocessor can be used for arithmetic and logic operations. These all general registers can be used as either 8-bit or 16-bit registers. The general registers are:

i. AX (Accumulator):

AX is used as 16-bit accumulator. The lower 8-bits of AX are designated to use as AL and higher 8-bits as AH. AL can be used as an 8-bit accumulator for 8-bit operation.

This Accumulator used in arithmetic, logic and data transfer operations. For manipulation and division operations, one of the numbers must be placed in AX or AL.

ii. BX (Base Register):

BX is a 16 bit register, but BL indicates the lower 8-bits of BX and BH indicates the higher 8-bits of BX. The register BX is used as address register to form physical address in case of certain addressing modes (ex: indexed and register indirect).

iii. CX (Count Register):

The register CX is used default counter in case of string and loop instructions. Count register can also be used as a counter in string manipulation and shift/rotate instruction.

iv. DX (Data Register):

DX register is a general purpose register which may be used as an implicit operand or destination in case of a few instructions. Data register can also be used as a port number in I/O operations.

e) Segment Register:

The 8086 architecture uses the concept of segmented memory. 8086 can able to access a memory capacity of up to 1 megabyte. This 1 megabyte of memory is divided into 16 logical segments. Each segment contains 64 Kbytes of memory. This memory segmentation concept will discuss later in this document.

There are four segment registers to access this 1 megabyte of memory.

The segment registers of 8086 are:

• CS (Code Segment):

Code segment (CS) is a 16-bit register that is used for addressing memory location in the code segment of the memory (64Kb), where the executable program is stored. CS register cannot be changed directly. The CS register is automatically updated during far jump, far call and far return instructions.

- Stack segment (SS) Stack Segment (SS) is a 16-bit register that used for addressing stack segment of the memory (64kb) where stack data is stored. SS register can be changed directly using POP instruction.
- Data segment (DS) Data Segment (DS) is a 16-bit register that points the data segment of the memory (64kb) where the program data is stored. DS register can

the memory (64kb) where the program data is stored. DS register can be changed directly using POP and LDS instructions.

• Extra segment (ES):

Extra Segment (ES) is a 16-bit register that also points the data segment of the memory (64kb) where the program data is stored. ES register can be changed directly using POP and LES instructions.

f) Index Registers

The index registers can be used for arithmetic operations but their use is usually concerned with the memory addressing modes of the 8086 microprocessor (indexed, base indexed and relative base indexed addressing modes).

The index registers are particularly useful for string manipulation.

• SI (Source Index):

SI is a 16-bit register. This register is used to store the offset of source data in data segment. In other words the Source Index Register is used to point the memory locations in the data segment.

• DI (Destination Index):

DI is a 16-bit register. This is destination index register performs the same function as SI. There is a class of instructions called string operations that use DI to access the memory locations in Data or Extra Segment.

g) Pointer Registers:

Pointer Registers contains the offset of data(variables, labels) and

instructions from their base segments (default segments).8086 microprocessor contains three pointer registers.

i. SP (Stack Pointer):

Stack Pointer register points the program stack that means SP stores the base address of the Stack Segment.

BP (Base Pointer): Base Pointer register also points the same stack segment. Unlike SP, we can use BP to access data in the other segments also.

iii. IP (Instruction Pointer):

The Instruction Pointer is a register that holds the address of the next instruction to be fetched from memory. It contains the offset of the next word of instruction code instead of its actual address

h) Status Register:

The status register also called as flag register. The 8086 flag register contents indicate the results of computation in the ALU. It also contains some flag bits to control the CPU operations.

Flag register is 16-bit register with only nine bits that are implemented. Six of these are status flags. The complete bit configuration of 8086 is shown in the figure.



SF (Sign Flag): This flag represents sign of the result. 0-Result is Positive **1-Result is Negative**

ZF (Zero Flag): ZF is set if the result produced by an instruction is zero. Otherwise, ZF is reset.

PF (Parity Flag): This flag is set to 1, if the lower byte of the result contains even number of 1's.

0- Odd parity

1- Even parity

CF (Carry Flag)

This flag is set, when there is a carry out of MSB in case of addition or borrow in case of subtraction.

0- No Carry/ Barrow

1- Carry/ Barrow

TF (Trap Flag):

If this flag is set, the processor enters the single step execution mode. When in the single-step mode, it executes an instruction and then jumps to a special service routine that may determine the effect of executing the instruction. This type of operation is very useful for debugging programs.

IF (Interrupt Flag):

If this flag is set, the maskable interrupts are recognized by the CPU, otherwise they are ignored.

DF (Direction Flag):

This is used by string manipulation instructions.

0- The string is processed beginning from the lowest address to the highest address, i.e., auto incrementing mode.

1- The string is processed from the highest address towards the lowest address, i.e., auto incrementing mode.

AC (Auxiliary Carry Flag):

This is set when there is a carry from the lowest nibble (i.e., bit three during addition), or borrow for the lowest nibble (i.e., bit three, during subtraction).

OF(Over flow Flag):

This flag is set, if an overflow occurs, i.e., if the result of a signed operation is large enough to accommodate in a destination register.



· 8086 Architecture in divided in two ways (1) Buy Interface Unit (BiU) (1) Exention Unit (EU) a start of the (1) BUS INTERFACE UNIT This unit handle all the fransfren of data and memory address on the bus for execution unit It possi fetch instanction from memory. It read data from the post and memory and wrate data to the memory and port. · 9.7 generate do bit physical address for memoryaccess. It support pipe lining by wing 6 byte instruction DIFFERENT PARTS OF BIU and the participation Begment Register 97 in 16-697 register. In Bus Interface Unit (BIU) request register ofivid of the ypanting of is (1) Extra segment Register (ES) (n) code segnent Register (cs) (111) Stack Segment Register (55) (W) Data Segment Register (DS.). () Extra segment Register (ES , It is also a 16-bit register and containing 64KB Segment.

· It hold the base address for estraregment. · It is multiplied by 10H to give 20 bit physical adoren of extra signient. (11) Code segment Register (ci) · It in also 16, bit register rang containing 64KB Segment It hold the base address for code regment. 97 90 multiplied by 10 H. to give 20 bit physical min address of code regnest. (11) Stack Segment Register (15) · gt in value 16-bit register and untaining 64 KB adaustral and segment and which said the said It hold the base address ten stack regiment. 97 90 multiplied by 10H to give 20 Lit physical address of Stack Legmen (IV) Data Segment Register (DS) 97 90 value 16-6it nuginter and containing GYKB Segment was in a family It hold the base address for Data Segment. 97 in multiplied by 10H to give do bit physical algress of state Segment.

P (INSTRUCTION POINTER · 8,+ 20 16-69+ reginter. Offrit of next Instruction in a cofe regment · - Of hold Address of next, Instruction of calculated by 5 (CJXIOH + 1P) It is imponented by oil after every instances on. INSTRUCTION QUEUE and the set of a little obyte Instruction Queue It is Gbyte, FIFO, use to Implement pipeli * Fetching the next Impoution while excerting the current Instantion in called ou pipeling BIU fetch nept bbyte instruction from the coderequest and it store into the gueve. I) EXECUTION UNIT (EV) the block block · 9+ fetch instruction from the quere, decode and executions the Minopoocenon. . It perform Asithmatic, logical and Internal. data transfer openation within in the Minoprovenon. 1111424 2 3 DIFFERENT PARTS OF EXECUTION UNIT of LC. GPR (General purpose Register) 8086 MErpoolemon has Y 16-68+ BIPR Zier AX, BX, CX, DX

• There are available to the programmin for storing the value during execution. · Eary 16-69+ register in grunded into 2 thirt register. z-e. AH, AL, BH, BL, LH, CL, DH, DL · Ax neighter hold openand and result during the mutiplication cand division. · By negister hold the memory address in Indenet -addressing mode on register Indeneet Addressing mode. · Cx register hold the Instruction like rotate and loop openation. · Dx register & med with Ax ito hold, 32 68+ data. SPR (special purpose nighter) Spicitaik pointen! 97 io a 16-15it negister. our likely of a e and address · It hold offset address of the top of the stark. a 97 in 16-67 reginter : service a la production ·)> 97 Kold ogløren of any location in the stack? . Well with a wint (SECTEMENT INDEX (SI) 144 POL 244 110 • 07-90 10-697 register ising war i land is a 24 hold the off net addres for data, segment.

DOTA INDEX (DI) · of is librest neghter. It hold office address of extra segment 16 BIT ALU · 97 In 16-597 Register. 97 perform 8-157 of 16-15it Asithmetic & logic operation Openand Register • 9+ 12 16-69+ negenter. 1.1 · It hold the operadd temporarily. INSTRUCTION REGISTER & DECODER • The execution Unit fetch Opcode from the queue into the Instanction register and the Instanction decoder decode it and rend out the instauction to the control circuit for execution. FLAG REGISTER Diy Dis Di2DII Die Dy D& DY DL D5 Dy D3 D2 D1 Do X X OF DF IF TFS Z Х Ac Х X CY gtypes of flags and that flags are 6 me confit. onal flag and "3" are control flag TRAP FLAGI (TF) INTERRUPT FLAGT (IF) DIRECTION FLAG (DF) OVERFLOW FLAG (OF)

IRAP ELAG(TE)

- If TF=1 the CPU automostically generical Internal Internapt: after any Instauction.

Maria Maria 14

• 9f IF= 2 the cpu newgrize the external Interrupts

- DIRECTION FLAG (DF)
 - · Of DF=2 the Story Instruction will outomatically gomment
 - 9f : DF = 0 thistoring inntorinication will automatically increment the pointer.

OVERFLOW FLAG

i 9f OF = 1 'the remitt in two large pointine (tre) number

Nomber interent is too tonge small Negeotivet

PIN STRUCTURE OF 808,6 MICROPROCESSOR GINDO I ADIY (12 AD



DESCRIPTION OF EACH PIN	The second second
The total pên ên dêvêded En a	even parts: -,
(1) Data Bus (11) Addoress Bus	a an apara a second
(11) power supply of Forequery signal (1V) CIK signal	
(V) Control & Status signal	a sa sa a
(V) Interrupt Signal	
(VII) Mode Selection	
UD DATA BUS MAL - St. / SOC 2.	
• Jo transfer the data between	-dinectional By.
1/0 device 30 divided into twee	pand memory and
Bus In une (ADo-ADIS).	genig cpu, data-
(1) ADDRESS BUS	
• 9+ 2n: a Uni-directional Buy.	ang sang saga sanés i⊗ Sang saga sanés ing s
• The Address Bus nange in (ADO. • The Address Bus in divided in	AD 19).
	citus panto:-
	() 1020 Address Buy
	(11) High Address Bay
(III) POWER SUPPLY & FREQUENCE,	(AD16-AD19)
· Vcc in the power supply pin a	and it is present in .
· gt requere tovand flovp	owen supply.
· The version of thequence tign	ay En SMHZ, 8MHZ,
LOMHZE HANDING SIND	ind an a state of the a
- me propose i transfolo in co	my y or so und pên,

(IV) CLOCK SIGNAL · The Pay no! 19 20 the clock signal. · 808,6 MEcroporocesson require clk signal from the internal device synchronize the internal on option in the proces with the mareinum frequency range friom 5-10 MHZ. (N) CONTROL AND STATUS SIGNAL RD in this is series 1 this Of go active low signal. The nignal is wreafon orang the date · When stigs on how the MP need the data from the memory 970 devoce - the dectre style at the syle at set of the READY 17:00 - Water Barris 1. Store • The 9/p. 0/p and memory send an acknowledgement through this pon. · When this pongoes high the penophenal devoice og ready the trasfer the data. RESET · It is active high signal. The second is the · It is use to neget the systembles and other device (V) INTERBUPT SIGNAL 1 - Contain INTR (Intermit Request) · Of is a Markable Interrupt riginal. · Stringer 1/0 right when TRITE goes high. · The MEins processon complete the cursent intraction while cene loting repeated. NM the state of langer sure profit in allow and a · It in a Non-movable interrupt signal.

(M) MODE SELECTION 8086 confbe' operate in two mode :-.2109 W (i) Minimum mode tand and (11) Marinum Mode (1) MANIMUM MODE MAD ALE, DEN, QELE, LOTA, DUR ADD, HIDA, Q. Son Ray LOCK PAT. When more than, one provessor is used in a Microcomputer nysten they 8086 20 ay Mapimum mode of openation. y when MN/MX 20 low the CPU openate an maximummode. Sec. Cart of The PEn no. 24 to 31 and 34 to 38 20 med as profestimanen moderne de la set a de la set a de set . . patricip it traipon block Q. So - Q.S, The Pin no. 24 2 as in the Instruction queue Status. 120 12 as and shart Commands president par noncourat and in a production (164) e opcode O . environment and and another another from the queue) trocht und autient of ander station the queue. I I I I I Mary 2 transfille queue. Go, ist istand hardport ist of officit pa alt The pin no. 26, 24, 28 is the Status-Signal

Comment : Ga So SI INTA . 0 0 0 RD . Data from 1/0 pont $^{\circ}$ 0 O: WR Data Friom Vo Port O HLT 0 opcode fetch 1. This May 1-2-----MR Min positive state. S. S. Bren M. 1 3 / A . () LOCK a sit wood of your an 998 - 99**5** -· The Pin no · 29 is the lock signal. • 97 in active low right - of por · When it is low all the interimpt rane may ked and no hold request in granted. 17.7 1 RQ/GIT, -GITO Present of 1 . The Pin no: 30 & 31 20 the negrest and grant Signay. 97 in used by the other processon nequesting the UPU to release the nystembus. · when the nignal En receive by the CPU, it sent ackjowledgement Signal. The RQ / GITO in the highest pointy - La port RQ & [GT. F. P. S. D. G. Mrs. Pares]

ADDRESS BUS / STATUS SIGNAL Thin pin no. 35 to 38 in the Addrew Bus Status signal. · It is high order underin Buy. The address buy A16, A17, A18, A19 are multipley with status Signal z'e. U3, Sy, SS; So respectively. BHE/87 · Of in 34 in the bushigh enable rignal. BHE signal in multiplese with status ingral 57 97 90 active low nignal. It is we to enable the data on the the MSP of dåta Bus izen Dis Dis i sandi (1) MINIMUM MODE . When only one procense in med in a micro computer mystern then 8086 is an minimum. mode of operation MN MX is high the you operate on minimum. mode. In Minimum mode the Pin no. 24-31 22 used. No<u>INTA</u> nor The pier nor dy in the interrupt. onledgement lignal. · Once necessing the interrupt signal, the microprocenon Ensue an adenowledgement signal through this. pim. 019 IT . 97 90 Active Jow Signal ... he repland that partici

ALE . This pen no. 25 in the ALE signal. • 9t goes hegt during the Tistate. DEN (Data Enable Signal) · The pin no. 26 in the data enable rignal . 97 in active low rignal. active low right. It is use to enable the trans necesion. The trans reienne in a d'entré une te reparate the data from addres wond databus. DT/R. (Data Transmitter & Receiver) · The Pin no. 27 is the data trainmitter wand receiver. It devide the direction of data blow through thetoans receiver: Whey it is high the data is frammitted out and Vice-versa. 10/ A man at ate up up alle apart & mail un . 12 - 1 - our rig and spir a participation pi . The pen no. It's in the input output and memory. Signal. 10 openation when it is not sold and want to eccess 1/0 openation when it is low the minoprocesson manssprinter auto a cuer memory. WRIE de availle interpis dianephilicologian ind auns The Pin no.29 is the write signal. . 18:0 · When this signal goes I we car penform write operation and write the data the memory.

HLDA The pin no. 30 in the hold acknowledgement signal.
9t in unned by the Microporcenon when it necesive thold signal. HOLD Signal. 9+90 auffre high righal, when hold request in Remove ethin it goes low. HOLD . The pin no. 31 is the Hold Signal. When another device Prothe microcomputer rystem are used to data bis and addrey lows Pt sentil hold negicient to the CPU through this pin.
9+9, active low rignal.

General bus operation of 8086

- The 8086 has a combined address and data bus commonly referred as a time multiplexed address and data bus.
- The main reason behind multiplexing address and data over the same pins is the maximum utilisation of processor pins and it facilitates the use of 40 pin standard DIP package.
- The bus can be demultiplexed using a few latches and transreceivers, when ever required.
- Basically, all the processor bus cycles consist of at least four clock cycles. These are referred to as T1, T2, T3, T4. The address is transmitted by the processor during T1. It is present on the bus only for one cycle.
- The negative edge of this ALE pulse is used to separate the address and the data or status information. In maximum mode, the status lines SO, S1 and S2 are used to indicate the type of operation.

• Status bits S3 to S7 are multiplexed with higher order address bits and the BHE signal. Address is valid during T1 while status bits S3 to S7 are valid during T2 through T4.



- In the maximum mode, the 8086 is operated by strapping the MN/MX pin to ground.
- In this mode, the processor derives the status signal S2, S1, SO. Another chip called bus controller derives the control signal using this status information .
- In the maximum mode, there may be more than one microprocessor in the system configuration.

Minimum mode

- In a minimum mode 8086 system, the microprocessor 8086 is operated in minimum mode by strapping its MN/MX pin to logic 1.
- In this mode, all the control signals are given out by the microprocessor chip itself.
- There is a single microprocessor in the minimum mode system.

Memory Organization

As far as we know 8086 is 16-bit processor that can supports 1Mbyte (i.e. 20-bit address bus: 220) of external memory over the address range 0000016 to FFFF16. The 8086 organizes memory as individual bytes of data. The 8086 can access any two consecutive bytes as a word of data. The lower-addressed byte is the least significant byte of the word, and the higher- addressed byte is its most significant byte.

1		Т
00009	07	
A0000		
0000B		
0000C	5A	
0000D	22	
0000E		
0000F		
00010	7D	

Figure: Part of 1 Mbyte Memory

The above figure represents: storage location of address 0000916 contains the value 716, while the location of address 0001016 contains the value 7D16. The 16-bit word 225A16is stored in the locations 0000C16 to 0000D16

The word of data is at an even-address boundary (i.e. address of least significant byte is even) is called aligned word. The word of data is at an odd-address boundary is called misaligned word, as shown in Figure below.



Figure: Aligned and misaligned word

To store double word four locations are needed. The double word that it's least significant byte address is a multiple of 4 (e.g. 0 16, 416, 816 ...) is called aligned double word. The double word at address of non-multiples of 4 is called misaligned double word shown in Figure below.



Figure: Aligned and misaligned double word

a) Memory segmentation

The size of address bus of 8086 is 20 and is able to address 1 Mbytes () of physical memory, but all this memory is not active at one time. Actually, this 1Mbytes of memory are partitioned into 16 parts named as segments. Size of the each segment is 64Kbytes (65,536). Only four of these segments are active at a time:

- v. Code segment holds the program instruction codes
- vi. Stack segment is used to store interrupt and subroutine return addresses
- vii. Data segment stores data for the program
- viii. Extra segment is an extra data segment (often used for shared data)

ix. Each of these segments are addressed by an address stored in corresponding segment registers: CS(code segment), SS(stack segment), DS(data segment), and ES(extra segment). These registers contain a 16-bit base address that points to the lowest addressed byte of the segment. Because the segment registers cannot store 20 bits, they only store the upper 16 bits. The BIU takes care of this problem by appending four 0's to the low-order bits of the segment register. In effect, this multiplies the segment register contents by 16.



The segment registers are user accessible, which means that the programmer can change the content of segment registers through software.

b) Programming model:

How can a 20-bit address be obtained, if there are only 16-bit registers? However, the largest register is only 16 bits (64k); so physical addresses have to be calculated. These calculations are done in hardware within the microprocessor.

The 16-bit contents of segment register gives the starting/ base address of particular segment. To address a specific memory location within a segment we need an offset address. The offset address is also 16-bit wide and it is provided by one of the associated pointer or index register.



Figure: Software model of 8086 microprocessor

To be able to program a microprocessor, one does not need to know all of its hardware architectural features. What is important to the programmer is being aware of the various registers within the device and to understand their purpose, functions, operating capabilities, and limitations.

The above figure illustrates the software architecture of the 8086 microprocessor. From this diagram, we see that it includes fourteenl6-bit internal registers: the instruction pointer (IP), four data registers (AX, BX, CX, and DX), two pointer registers (BP and SP), two index registers (SI and DI), four segment registers (CS, DS, SS, and ES) and status register (SR), with nine of its bits implemented as status and control flags.

The point to note is that the beginning segment address must begin at an address divisible by 16. Also note that the four segments need not be defined separately. It is allowable for all four segments to completely overlap (CS = DS = ES = SS).

c) Logical and Physical Address

Addresses within a segment can range from address 00000h to address 0FFFFh. This corresponds to the 64K-bytelength of the segment. An address within a segment is called an offset or logical address.

A logical address gives the displacement from the base address of the segment to the desired location within it, as opposed to its "real" address,

which maps directly anywhere into the 1 MByte memory space. This "real" address is called the physical address.

What is the difference between the physical and the logical address? The physical address is 20 bits long and corresponds to the actual binary code output by the BIU on the address bus lines. The logical address is an offset from location 0 of a given segment.



You should also be careful when writing addresses on paper to do so clearly. To specify the logical address XXXX in the stack segment, use the convention SS:XXXX, which is equal to [SS] * 16 + XXXX.



Logical address is in the form of: Base Address: Offset Offset is the displacement of the memory location from the starting location of the segment.

To calculate the physical address of the memory, BIU uses the following formula:

Physical Address = Base Address of Segment * 16 + Offset



Example:

The value of Data Segment Register (DS) is 2222H.

To convert this 16-bit address into 20-bit, the BIU appends 0H to the LSB (by multiplying with 16) of the address. After appending, the starting address of the Data Segment becomes 22220H.

Data at any location has a logical address specified as:2222H: 0016H

Where 0016H is the offset, 2222 H is the value of DS Therefore the physical address:22220H + 0016H : 22236 H



The following tables describes the default offset values to the corresponding memory segments.

Segment	Offset Registers	Function
CS	IP	Address of the next instruction
DS	BX, DI, SI	Address of data
SS	SP, BP	Address in the stack
ES	BX, DI, SI	Address of destination data (for string operations)

Some of the advantages of memory segmentation in the 8086 are as follows:

- With the help of memory segmentation a user is able to work with registers having only 16-bits.
- The data and the user's code can be stored separately allowing for more flexibility.
- Also due to segmentation the logical address range is from 0000H to FFFFH the code can be loaded at any location in the memory.

d) Physical memory organization:

The 8086's 1Mbyte memory address space is divided in to two independent 512Kbyte banks: the low (even) bank and the high (odd) bank. Data bytes associated with an even address (0000016, 0000216, etc.) reside in the low bank, and those with odd addresses (0000116, 0000316, etc.) reside in the high bank.

Address bits A1 through A19 select the storage location that is to be accessed. They are applied to both banks in parallel. A0and bank high enable (BHE) are used as bank-select signals.

The four different cases that happen during accessing data: Case 1: When a byte of data at an even address (such as X) is to be accessed:



- A0 is set to logic 0 to enable the low bank of memory.
- BHE is set to logic 1 to disable the high bank.

Case 2: When a byte of data at an odd address (such as X+1) is to be accessed:



iv. A0is set to logic 1 to disable the low bank of memory.

v. BHE is set to logic 0 to enable the high bank.

Case 3: When a word of data at an even address (aligned word) is to be accessed:



- A0 is set to logic 0 to enable the low bank of memory.
- BHE is set to logic 0 to enable the high bank.

Case 4: When a word of data at an odd address (misaligned word) is to be accessed, then the 8086 need two bus cycles to access it: a) During the first bus cycle, the odd byte of the word (in the high bank) is addressed



- A0 is set to logic 1 to disable the low bank of memory
- BHE is set to logic 0 to enable the high bank.

b) During the second bus cycle, the odd byte of the word (in the low bank) is addressed



- 1. A0is set to logic 0 to enable the low bank of memory.
- 2. BHE is set to logic 1 to disable the high bank.

Minimum Mode 8086 System

- The microprocessor 8086 is operated in minimum mode by strapping its MN/MX pin to logic 1.
- In this mode, all the control signals are given out by the microprocessor chip itself. There is a single microprocessor in the minimum mode system.
- The remaining components in the system are latches, transreceivers, clock generator, memory and I/O devices.
- Latches are generally buffered output D-type flip-flops like 74LS373 or 8282. They are used for separating the valid address from the multiplexed

address/data signals and are controlled by the ALE signal generated by 8086.



- Trans receivers are the bidirectional buffers and some times they are called as data amplifiers. They are required to separate the valid data from the time multiplexed address/data signals. They are controlled by two signals namely, DEN and DT/R.
- The DEN signal indicates the direction of data, i.e. from or to the processor.
- The system contains memory for the monitor and users program storage. Usually, EPROM are used for monitor storage, while RAM for users program storage. A system may contain I/O devices.
- The opcode fetch and read cycles are similar. Hence the timing diagram can be categorized in two parts, the first is the timing diagram for read cycle and the second is the timing diagram for write cycle.
- The read cycle begins in T1 with the assertion of address latch enable (ALE) signal and also M / IO signal. During the negative going edge of this signal, the valid address is latched on the local bus
- The BHE and AO signals address low, high or both bytes. From T1 to T4, the M/IO signal indicates a memory or I/O operation.

- At T2, the address is removed from the local bus and is sent to the output. The bus is then tristated. The read (RD) control signal is also activated in T2.
- The read (RD) signal causes the address device to enable its data bus drivers. After RD goes low, the valid data is available on the data bus.
- The addressed device will drive the READY line high. When the processor returns the read signal to high level, the addressed device will again tristate its bus drivers.
- A write cycle also begins with the assertion of ALE and the emission of the address.
- The M/IO signal is again asserted to indicate a memory or I/O operation. In T2, after sending the address in T1, the processor sends the data to be written to the addressed location.
- The data remains on the bus until middle of T4 state. The WR becomes active at the beginning of T2 (unlike RD is somewhat delayed in T2 to provide time for floating).
- The BHE and A0 signals are used to select the proper byte or bytes of memory or I/O word to be read or write.
- The M/IO, RD and WR signals indicate the type of data transfer as specified in table below.



Hold Response sequence:

- The HOLD pin is checked at leading edge of each clock pulse. IfIf it is
 received active by the processor before T4 of the previous cycle or during
 T1 state of the current cycle, the CPU activates HLDA in the next clock
 cycle and for succeeding bus cycles, the bus will be given to another
 requesting master.
- The control of the bus is not regained by the processor until the requesting master does not drop the HOLD pin low.
- When the request is dropped by the requesting master, the HLDA is dropped by the processor at the trailing edge of the next clock.

Hold Response Timing Cycle
HOLD
HLDA
Bus Request and Bus Grant Timings in Minimum Mode System

Maximum Mode 8086 System

- In the maximum mode, the 8086 is operated by strapping the MN/MX pin to ground.
- In this mode, the processor derives the status signal S2, S1, S0. Another chip called bus controller derives the control signal using this status information .
- In the maximum mode, there may be more than one microprocessor in the system configuration. The components in the system are same as in the minimum mode system.
- The basic function of the bus controller chip IC8288, is to derive control signals like RD and WR (for memory and I/O devices), DEN, DT/R, ALE etc. using the information by the processor on the status linline.
- The bus controller chip has input lines S2, S1, S0 and CLK. TheseThese inputs to 8288 are driven by CPU.
- It derives the outputs ALE, DEN, DT/R, MRDC, MWTC, AMWC, IORC, IOWC and AIOWC. The AEN, IOB and CEN pins are specially useful for multiprocessor systems.
- AEN and IOB are generally grounded. CEN pin is usually tied to +5V. The significance of the MCE/PDEN output depends upon the status of the IOB pin.
- INTA pin used to issue two interrupt acknowledge pulses to the interrupt controller or to an interrupting device.
- IORC, IOWC are I/O read command and I/O write command signals respectively . These signals enable an IO interface to read or write the data from or to the address port.
- The MRDC, MWTC are memory read command and memory write command signals respectively and may be used as memory read or write signals.
- All these command signals instructs the memory to accept or send data from or to the bus.
- Here the only difference between in timing diagram between minimum mode and maximum mode is the status signals used and the available control and advanced command signals.

Maximum Mode Configuration For 8086



- R0, S1, S2 are set at the beginning of bus cycle.8288 bus controller will output a pulse as on the ALE and apply a required signal to its DT / R pin during T1.
- In T2, 8288 will set DEN=1 thus enabling transceivers, and for an input it will activate MRDC or IORC. These signals are activated until T4.
- For an output, the AMWC or AIOWC is activated from T2 to T4 and MWTC or IOWC is activated from T3 to T4.
- The status bit S0 to S2 remains active until T3 and become passive during T3 and T4.
- If reader input is not activated before T3, wait state will be inserted between T3 and T4.





Interrupt

An INTERRUPT is a condition that causes the microprocessor to temporarily work on a different task and then return to its previous task. Interrupt is an event or signal that request to attention of CPU.

Whenever an interrupt occurs the processor completes the execution of the current instruction and starts the execution of an Interrupt Service Routine (ISR) or Interrupt Handler. ISR is a program that tells the processor what to do when the interrupt occurs. After the execution of ISR, control returns back to the main routine where it was interrupted.



Whenever an interrupt is occurred, it will be acknowledged by the processor at the end of the current memory cycle. The processor then services the interrupt by branching to a special service routine written to handle that particular interrupt. Upon servicing the device, the processor is then instructed to continue with what is was doing previously by use of the "return from interrupt" instruction.

The status of the program being executed must be saved first. The processors registers will be saved on the stack, or at very least, the program counter will be saved. Preserving those registers which are not saved will be the responsibility of the interrupt service routine. Once the program counter has been saved, the processor will branch to the address of the service routine.



Figure: Interrupt processing flow

Purpose of Interrupts

As we studied, the Microprocessor can serve several devices. There are two ways to offer service: Interrupts and Polling.

- x. The advantage of interrupts is that the microprocessor can serve many devices (not all at the same time, of course); each device can get the attention of the microprocessor based on the priority assigned to it.
- xi. The polling method cannot assign priority because it checks all devices in a round-robin fashion.
- xii. More importantly, in the interrupt method the microprocessor can also ignore (mask) a device request for service.
- xiii. This is not possible with the polling method.
- xiv. The most important reason that the interrupt method is preferable is that the polling method wastes much of the microprocessor's time by polling devices that do not need service.
- xv. So interrupts are used to avoid tying down the microprocessor.

To understand the difference better, consider this example. The polling method is very much similar to a salesperson. The salesman goes door-

to-door requesting to buy his product. Like processor keeps monitoring the flags or signals one by one for all devices. Interrupt is very similar to a shopkeeper. Whosever needs a service or product goes to him and approaches him. Like, when the flags or signals are received, they notify the processor that they need its service.

Interrupts are useful when interfacing I/O devices with low data-transfer rates, like a keyboard or a mouse, in which case polling the device wastes valuable processing time



Above time line shows typing on a keyboard, a printer removing data from memory, and a program executing. The keyboard interrupt service procedure, called by the keyboard interrupt, and the printer interrupt service procedure each take little time to execute

Types of Interrupts

In general there are two types of Interrupts:

- Internal (or) Software Interrupts are triggered by a software instruction and operate similarly to a jump or branch instruction.
- External (or) Hardware Interrupts are caused by an external hardware module.



SOFTWARE INTERRUPTS-

INT nn is invoked software (sequence ofcode)

Examples:

- DOS INT 21H, BIOS INT 10H.
- INT 00 (divide error)
- INT 01 (single step)
- INT 03 (breakpoint)
- INT 04 (signed number overflow)

HARDWARE INTERRUPTS

Hardware interrupts are generated by hardware devices when something unusual happens; this could be a key-press or a mouse move or any other action.

Maskable Interrupts:

The processor can inhibit certain types of interrupts by use of a special interrupt mask bit. This mask bit is part of theflags/condition code register, or a special interrupt register. In the 8086 microprocessor if this bit is clear, and aninterrupt request occurs on the Interrupt Request input, it is ignored.

Non-Maskable Interrupts:

There are some interrupts which cannot be masked out or ignored by the processor. These are associated with highpriority tasks which cannot be ignored (like memory parity or bus faults). In general, most processors support the Non-Maskable Interrupt (NMI). This interrupt has absolute priority, and when it occurs, the processor will finish thecurrent memory cycle, then branch to a special routine written to handle the interrupt request.

Interrupt Service Routine

For every interrupt, there must be an interrupt service routine (ISR), or interrupt handler. When an interrupt is invoked, the microprocessor runs the interrupt service routine. For every interrupt, there is a fixed location in memory that holds the address of its ISR. The group of memory locations set aside to hold the addresses of ISRs is called the interrupt vector table.

When an interrupt is occurred, the microprocessor stops execution of current instruction. It transfers the content of program counter into stack. It also stores the current status of the interrupts internally but not on stack. After this, it jumps to the memory location specified by Interrupt Vector Table (IVT). After that the code written on that memory area will

execute.

Interrupt Vector Table

The first 1Kbyte of memory of 8086 (00000 to003FF) is set aside as a table for storing thestarting addresses of Interrupt Service Procedures(ISP).Since 4-bytes are required for storing starting addresses of ISPs, the table can hold 256 Interrupt procedures.

The starting address of an ISP is often called theInterrupt Vector or Interrupt Pointer. Therefore the table is referred as Interrupt Vector Table. In this table, IP value is put in as low word of thevector & CS is put in high vector.



8086 Interrupts

We are aware of the fact that the interrupt can be either hardware or software. If the interrupts are generated by the inbuilt devices, like timers or by the interfaced devices, they are called as hardware interrupts. If the interrupts are generated by the software code, they are called as software interrupts. In other words an 8086 interrupt can come from any one of three sources.

- An external signal applied to the non-maskable interrupt (NMI) input pin or to the interrupt input pin (HARDWARE INTERRUPT).
- Execution of the interrupt instruction (SOFTWARE INTERRUPT)
- Some error condition produced in the 8086 by the execution of an instruction.

Example:

If you attempt to divide an operand by zero, the 8086 will automatically interrupt the currently executing program. At the end of each instruction cycle, the 8086 checks to see if any interrupts have been requested. If an interrupt has been requested, the 8086 responds to the interrupt by stepping through the following series of major actions:

- It decrements the stack pointer by 2 and pushes the flag register on the stack.
- It disables the 8086 INTR interrupt input by clearing the interrupt flag in the flag register.
- It resets the trap flag in the flag register.
- It decrements the stack pointer by 2 and pushes the current code segment register contents on the stack.
- It decrements the stack pointer again by 2 and pushes the current instruction pointer contents on the stack.

Divide-By-Zero Interrupt-Type 0:

The 8086 will automatically do a type 0 interrupt if the result of a DIV operation or an IDIV operation is too large to fit in the destination register. For a type 0 interrupt, the 8086 pushes the flag register on the stack, resets IF and TF and pushes the return addresses on the stack.

Single Step Interrupt-Type 1:

The use of single step execution feature is found in some of the monitor & debugger programs. When we tell a system to single step, it will execute one instruction and stop. We can then examine the contents of registers and memory locations.

In other words, when in single step mode a system will stop after it executes each instruction and wait for further direction from user. The

8086 trap flag and type 1 interrupt response make it quite easy to implement a single step feature direction.

Non-maskable Interrupt-Type 2:

The 8086 will automatically do a type 2 interrupt response when it receives a low to high transition on its NMI pin. When it does a type 2 interrupt, the 8086 will push the flags on the stack, reset TF and IF, and push the CS value and the IP value for the next instruction on the stack. It will then get the CS value for the start of the type 2 interrupt service procedure from address 0000AH and the IP value for the start of the start of the procedure from address 00008H.

Breakpoint Interrupt-Type 3:

The type 3 interrupt is produced by execution of the INT3 instruction. The main use of the type 3 interrupt is to implement a breakpoint function in a system. Whenever we insert a breakpoint, the system executes the instructions up to the breakpoint and then goes to the breakpoint procedure.

Overflow Interrupt-Type4:

The 8086 overflow flag will be set if the signed result of an arithmetic operation on two signed numbers is too large to be represented in the destination register or memory location.

Example: If we add the 8 bit signed number 01101100 and the 8 bit signed number 010111101, the result will be 10111101. This would be the correct result if we were adding unsigned binary numbers, but it is not the correct signed result.

Software Interrupts-Type O through 255:

The 8086 INT instruction can be used to trigger the 8086 to do any one of the 256 possible interrupt types. The desired interrupt type is specified as part of the instruction.

The instruction INT32, for example will cause the 8086 to do a type 32 interrupt response. The 8086 will push the flag register on the stack, reset TF and IF, and push the CS and IP values of the next instruction on the stack.

INTR Interrupts-Types 0 through 255:

The 8086 INTR input allows some external signal to interrupt execution of

a program. Unlike the NMI input, however, INTR can be masked so that it cannot cause an interrupt. If the interrupt flag is cleared, then the INTR input is disabled. IF can be cleared at any time with CLEAR instruction.

Mnemonic	Meaning	Format	Operation	Flags Affected
CLI	Clear interrupt flag	CLI	0 → (IF)	IF
STI	Set interrupt flag	STI	l → (IF)	IF
INT n	Type n software interrupt	INT n	$(Flags) \rightarrow ((SP) - 2)$ $0 \rightarrow TF, IF$ $(CS) \rightarrow ((SP) - 4)$ $(2 + 4 \cdot n) \rightarrow (CS)$ $(IP) \rightarrow ((SP) - 6)$ $(4 \cdot n) \rightarrow (IP)$	TF, IF
IRET	Interrupt return	IRET	$((SP)) \rightarrow (IP)$ $((SP) + 2) \rightarrow (CS)$ $((SP) + 4) \rightarrow (Flags)$ $(SP) + 6 \rightarrow (SP)$	All
INTO	Interrupt on overflow	INTO	INT 4 steps	TF, IF
HLT	Halt	HLT	Wait for an external interrupt or reset to occur	None
WAIT	Wait	WAIT	Wait for TEST input to go active	None

Figure: 8086 Interrupt Instructions.

Interrupt Priority

If two or more interrupts occur at the same time then the highest priority interrupt will be serviced first, and then the next highest priority interrupt will be serviced.

Example: If suppose that the INTR input is enabled, the 8086 receives an INTR signal during the execution of a divide instruction, and the divide operation produces a divide by zero interrupt. Since the internal interrupts-such as divide error, INT, and INTO have higher priority than INTR the 8086 will do a divide error interrupt response first.

The interrupt that has a lower address, has a higher priority.

For example, the address of external interrupt 0 is 2, while the address of external interrupt 2 is 6; thus, external interrupt 0 has a higher priority, and if both of these interrupts are activated at the same time, extern al interrupt 0 is served first.

8086 Interrupt Pins and Timing

- 3. INTR: Interrupt Request. Activated by a peripheral device to interrupt the processor.
 - 1. Level triggered. Activated with a logic 1.

- 4. INTA: Interrupt Acknowledge. Activated by the processor to inform the interrupting device the interrupt request (INTR) is accepted.
 - 1. Level triggered. Activated with a logic 0.
- 5. NMI: Non-Maskable Interrupt. Used for major system faults such as parity errors and power failures.
 - 1. Edge triggered. Activated with a positive edge (0 to 1) transition.
 - 2. Must remain at logic 1, until it is accepted by the processor.
 - 3. Before the 0 to 1 transition, NMI must be at logic 0 for at least 2 clock cycles.
 - 4. No need for interrupt acknowledgement.

INTR INTA' D7-D0 1 2 ADDRESSING MODE which the 22 operin addressi mode Mad openand m be place ccumulat a procenon has 8 ad drening mod Min 8086 d) Indirect negenter Based and fit fit indepeditions 12199 3 Based

a) REGISTER . 97 thère addrewing mode dhe openand are available In the form of general purpose register. () MOV AN, BX the second of the (2) MON AL, BL ensights and the stand of the war shall while 6) IMMIDIATE · In timmsidsate addressing mode the openand 20 represented on the form Oof S-5it data on 16-bit data HVI AL, 20H Bx, 700 H LX 1 11. Sta C) DIRECT ADDRESSING MODE · In the instantion of 8654 & 16-694 displacement. MOV AN, [6000H] ADD AL, [7000 H] · The Instantion add the content of officer Foot to the AL content & result steried in the AL. assumption is to all 9) REGISTER INDIRECT. · In these addressing mode the open and is placed in one of the register cie. BX/Bp/SI/DE as specified in the instruction & fred (EX: MOV AX, [BX]

. The Instantion move the content of Bx to the 6 AX the promp S. A. Space ADD ALSESIS · The Instruction ADD SI when twith AL content & reall stoned in the AL. BASED In these addressing mode the operand offset in the Nome of \$8-5: on 165: d'aplacement & the content of based negister · BX/BP Ep:-MON AL, [BX+05] Here : Bx register content m remony 10 lation z.e. 6000. BX: - 6000H & offret in 6005H after the Content of 6005 H En transferred to the AL. +> INDEX ADDRESSING MODE . In these addressing mode the open and officet in the mum of 8-157 on 16-15it displacement for ntep legenter i.e. ST & DI. 5 7 1 1 1 4 BASED INDEX . In these addressing mode ethe openand offset In the num of the confert of based register & Indep regenter. MON AX [BX t.SE] Exic MOV AX [BP+ DI] hy BASED INDEXED WITH DISPLACEMENT In these addressing mode the openand officet is the new of the Under register & based register & 5.69+ data on 16 bit data. EP:- MOV AX, [BX + SI + OSH] 861+ MOV AX, [BP + PI + 1150H] 1669+

INESTRUCTION LETS OF YORG MICROPROCELLOR 37 8085 menoporcenon instantion rets are divided. anto & Groups. (1) Data Transfer Group 1.17 (2) Arithmatic Crocup (3) Logical Group & Bit Manupulation Group (y) Storng Crowp P. P. Pressin (5) Branch & Loop Group (6) "Provers" Control " Correction " Contaction of (6) (7) Itteration Control Group (8) Interrupt Group. 232 732. 1/47 2340 Streng J () DATA TRANSFER GROUP These Instructions are use to trainfer the data (mon source openand to destinations) operand : Example:-·)/(· · · · · · · · Mov, MVI etc. נדניפינ בדיי (2) ARITHMATIC GROUP Providence (Company 17) (17) · Then Instructions core use to perform Asithmetic-(" Opination such as .- ATO SUB. DIV, MULTIPLICATION, Division. Addition; Subtroaction, Multiplication, Division. ADD, SUB, MUL, DIV etc. . 4001 (3) LOGICAL GROUP 自己性性症 医自己肌体肌管膜 【日】 These instautions are use to perform logical operation and shift openation. within any proming Example: AND, OR, EX-DR, ANI, ORI, Etc. ON ROL, ROR

(D) STRING GROUP · strong is a group of byte on word and in storng data are allocated in requestial order. provingences and (1) Example :-REP, IN, OUT etc. y ward sit with (1) it a man part of the states i (5) BRANCH & LOOP GROUP provide provide as · Then Instruction are un to toursten the instruction during an execution without any condition. group) learned astruction (astructure) Example:-CALL, JMP, RET etc. (mar) information (1) (6) PROLESS CONTROL GROUP These Instantion one use to migreprocesson autor by Set on next flag the tist of pression range prog is a and Example: the Ind. Void STC, CLC etc. (7) ITERATION CONTROL GIROUP ~ Instructions 3013 are use to execute the given miniv a lintonieron ton nymber of time. as sty and y ists with a raph, and , and Example:-LOOP . 11 1 121 INTERRUPT GROUP 8) See Brato Block There Instanction and we to call the during an execution, A E Room Ale 80 - [NIT. etc.

TO FIND LARGER OF -	TWO NUMI	BER	
Memory Mauhine Adarson code labely	Minemonic	Openando	Comments
2000	- LXI	-H, (601H	-Address Of 11St Noin H-L Pain
2003 TE	Mov	— A, M—	- 1st yo Eg Accumulator.
(* 2004 "200 F21 - 23		H	-Adren of antnumber
18 2005 - BE - BE	CMP -	— m —	- Compare 279
Ducasion Ducasion	ADG		alst nots the
Acobarti Dz, OA,20	- TONG	AHEAOS	no is in accumulaton
Him predenier 70	Mor -	— .A , m .	- Yes, get 2nd number in
(1) 100 A 100 AHEAO	STA -	9503H.	- Store large
Repportunite 76	- JL		- STOP

FIND OUT CMALLEST NUMBER IN A DATA ARAY Hemony. Address Mauhine comments Momenonics Openando labely cody Get address -LXI ---- H, asoot -2000-21,00,25. for count in april H-Lpagn A. Martha -- HIGAR, H--- PY J - count in - MOV ----- C,M -2003 ---- YE -1. Sal register 15------Gret and very of adoy 23 -Si- 1st number in +0 100 sist .____ II - ____ sivil H-Lpain 18. Janu , 182 2005 ---- 7E --p: - Tas-Asm ---- 1st number in Accumulation APP W GENTREMENT Decrement - DCR -2006-00count is that going inter het . A-H - Address of 2007 - 123 200 11916 Loop - INX neytnumber 1701010 En H-Lpain astale assis no in the cal - Cav - m --- compare nort 2005-- 8°E -- 14. A. Pip interest number with 1- Ro Jan invola provious smaller matol an and a ten Prensons prensons Spral 2007 - HEODE mallest Less th 1164 21312 2009 - DA, 00,20 nept number? - AHEAD Jc--Yes, mallest 1073 ---number th accomplation goto ahead. 200C - 7E -Mov-A,m-No, get. number in accumulation -OD - AHEAD - DCR -2000demement count C2107,20 000E JNZ-LOOP 2400H-Store STA 32,50,24 -2011 smallert ١ : numberin aysott STOP 2014 -76 HUT.

Difference Between Minimu	um Mode & Marin um Mode
Maximan: Mode	. Monument Mode
> The minimum mode cit is simple.	>The maximum mode ckt is complex.
-> If MN/MX=1, then ckt consider to as a minimum mode.	>If MN/MX = 0, then cht consider to as a maximum mode.
>In this mode there can	>In this mode there can
be only one processer.	be multiple processor.
> Multiprocessing can't be	> Multiprocessing can be
percform hence percformance	e percform hence percforman
is lowerc.	is higher.
> Control signal TM/Io are	->Instead of control
given by 8086.	signal status signals are used that 50, 5,8
	52.
> INTA is given by 80 86 in	> Instead of INTA 'a'
all inturroupt line.	status signals are used.
Instruction format - Memor	y Addressing 8086:-
Data can be access from	the memory on 4
different ways.	
(i) 8 bit data from 1	lower LEven Jaddress Bank
(1) 8 bit data from	higher (000) address Bank
(Ri) 16 bit data star	ting from {Even3address Bank
(N) 16 bit data star	ding from (ODD) address Barl





UNIT-6 MICRO	CONTROLLER	
(Anchitecture and Programming - 8, bit)		
6.1 Distinguish between Microprocessor & Microcontroller		
Micnoprocessor	Microcontroller	
 A microprocessor is a general purpose device which is called a CPU. A microprocessor do not contain on chip I/D ports, Timers, Memories etc. Microprocessor are most commonly used as the CPU in microcomputer systems Microprocessor instructions are mainly nibble on byte addressable Microprocessor instruction sets are mainly nibble on byte addressable Microprocessor instruction sets are mainly intended bor catering to large volumes of data Microprocessor based suctor 	 ⇒ A microcontroller is a dedicated chip which is also called single chip computer, ⇒ A microcontroller includes RAM, ROM serial and parallel intenbace, timers, intennupt circuitary in a single chip ⇒ Microcontroller are used in small, minimum component designs performing controller instructions are both bit addressable as well as byte addressable ⇒ Microcontroller have instructions due to the controller have addressable 	
design is complex and expensive The instruction set of micropro- cessor is complex with large number of instruction.	 Microcontroller based system design is πather simple \$cost ebbective: The instruction set ob n. Microcontroller is very simple 	
	With less numbers of instructions,	

:	> A microprocesson has zero > A microcontroller has no zero status blag. blag.
	6.2 B-bit and 16-bit Microcontroller
ter.	8-bit Microcontroller > These are the most popular and which widely used
	=) About 55% of all (PU; cold in the world are
	8-bit microcontrollers only.
	and the ALV performs all the arithmetic and
	Logical operation on a byte instruction.
	> The well known 8-bit microcontroller is 8051 which was designed by Intel in the year 1980 bonthe use in Embedded systems
٦ سر	=> Other 8-bit microcontroller are Intel 8031/805
	Microchip's PJC Microcontrollers 1205XX, 1605X and 160505 etc
	16-bit Microcontroller
1	⇒ When the microcontroller performs 16-bit arithmetic and logical operations at an instruction the microcontroller
2	is said to be a lo-bit microron traller
	The internal bus width ob 16-bit microcontroller is o
	=) These are most microcontroller are have
0	memony size and speed ob operation when compared
	=) These are most suitable for High Level Language Like

Scanned by CamScanner

=> They bind application in disk drivers, modens printers
scanners and servonotor control.
=> Examples of 16-bit microcontroller are Intel 8096 forming
and Motorola MC68HC12
6.3 CISC & RISC processor
RISC Processor
=> It is known as Reduc Instruction Set Computer,
=) It is a type of microprocessor that has a limited number
=> They can kexecute their interior
instructions are very small and cimel
⇒RISC chips require bewer transistors which
cheaper to design and produce,
> In RISC, the instruction set contains simple and
can be been the which more complex instruction
> Most incontraction
the processor to han li
=> In the instructions at same time
takes place based and date franches
CISC Procession Register to register,
\$ It is known as Complex I
⇒ 9t was developed by 9 to 1
=> 9t contains Large number
=> In this instructions are not - instructions ??
> Instructions cannot be completed is and
> Data transfer is tran memory to memory
> Micro programmed control unit is bound in CISC.

1

Scanned by CamScanner

⇒ Also they have vaniable instruction bornats. Difference Between: CISC RISC gus t'size and bermet > Large set ob instruction with Small set of instructions will Variable bormats, (16-64 bit) fixed bonmat (32 bit, ⇒ Data is treanster brom memory Datg transfer ⇒ Data is transber. briom to memony negister to negister. > Most micro coded using control => Most hardware without CP V centro L Memory but modern CISC use control memory. handware control anstruction Memony anstruction type Clocks accress type > Not register based instructions => Register based instruction More memony access ⇒ Less memory access ⇒ Includes multi-clock > Includes single - clock ≥ Instructions are complex =) Instructions are reduced Addressing Mode and simple ⇒ Many addressing mode ⇒ Few addressing mode. 6. 4 Anchitecture of 8057 Microcontroller Dig. of Internal Extennel Anchitecture of BOSI Interrupt 4/8/16/32/ 128/256/512/ control RO M/EPROMY Timer IKBRAM OTPROM CPU Full Duplex Bus OSC I/ O Ports Control Serial Port TXD RXD Address Data

Scanned by CamScanner



U Anithmetic and Logic Unit (ALW)		
> It performs arthimetic operations like add, sub multidia		
= It also performs logical operations like Logical DP. X-OD		
AND, NOT, etc.		
=>ALV can also manipulate one bit as well as 8 bit data types,		
=> Individual bits can be set, cleaned, complimented, tested		
2 Accumilet Computation,		
= 9t is 0 the end		
=>941 11 Dit Register		
instruction in the second receives the result of arthinetic		
3 B register		
$= 9 \pm 15 = 8 \pm 1 \pm 1$		
9 PCING		
A m (Program Status Word)		
3 Many instruction implicity on explicity abbect on ane		
abbected by several status blags which are together		
as PSW		
5 Flag B7 B6 B5 B1 D D D D		
CY AC FO RSI RSO OV - P		
Bit-7: Conny klas		
Bit-6: Auxilany Canny Line Bit-2: Overblow Flag		
Bit-5: User defined Klas Bit-1: Reserved		
Bit-41-3: Select the working register and		
RSI RSO Port SIL		
0 0 Porto		
0 1 Port 1		
1 0 Port 2		
1 1 Pont 3		

Scanned by CamScanner

100 100

2	CLV	Did
0,	Stack	rointer

=> gt is incremented bebone data is stoned using PUSH and CALL instructions,

=) After neset the value of stack pointer is 074,

3 Data Pointer

ivide

ted

=) 9t mas of two pants :> DPH > DPL

⇒ 9t is a 16-bit negister used to hold the 16-bit address of data memony,

- => 8-bit pointens are used for accessing internal RAM and SFR
- => 16-bit data pointer is used bor accessing external memory.

=> The contents of data pointer are programmable using instructions

BPROGRAM Counter (PC)

=) gt is a 16 - bit negister

SPC is used as address pointer to access program instructions and it is automatically incremented

abten every byte ob instruction betch.

9 I/O Ponts

- STHERE are boun 8-bit I/O ports,
- =) Each port has a Latch and a driver (butber)
- => Port O will act as multiplexed low-order address bus and data bus (ADo-AD=)

> Pont 2 will act as high order address bus (AB-A)s)

=> Pont 1 is dedicated I/O pont does not have only alternate kunction

=>Pont3 dedicated IlOpont and also it have some alternative functions

D Instruction Register (IR) and Timing and Control Unit ⇒ Microcontroller betches ninstruction one by one, strating brom the address stoned in PC and stone it in IR Which decodes the instruction and give in bormation to timing and contro L unit. = Using this information, timing and control unit generate control signals necessary bor in ternal and external operations. (1) Internupts Control => Interrupt is a subroutine call that interrupts of the Microcontrollers main operations or work and causes it to execute any other program, which is more important at the time of openation, S The beature of interrupt is very useful as it helps in case of emengency operations. =) Generally give interrupt source are there in BOSI Microcontroller ane: -> INTO > TFO > INT1 etni U/U Parts > TF1 -> R1/T1 12 Oscillator) The microcontroller is a device, therebore it requires clock pulses ton its operation of micno controller applications. => For this purpose, microcontroller 8051 has an op chip Oscillator which works as a clock source for CPV of the microcontroller, > The output pulses of oscillator are stable -

> Therefore, it enables synchronized work of all parts of the BOSI microcontroller. 3 Timer/Counter and Senial Port \$ 8051 has two 16-bit programmable timens/ counters Timen-1 Timer-D =>9n the counter mode - they can count the number of high to Low transitions of the signal applied to the timer pins, => 9n the timen mode - they can be independently programmed to work in any one of bour operation mode. > Mode O > Senial port can either receive on transmit at tixed band rate. > Model and Mode3 > Timers can work as bull dyplex serial port with variable band rate which is programmed using timer-1 > Modez > Simultaneously transmit or receive at any one of the two selectable band mate. () Memony -> Mainly 8051 microcontroller has two mememory EPROM: 9t is used for permanent storage of data and program RAM: Temponany stonage of data and stack. > Michocontholler can only nead data brom program memory and the signal PSEN is used as read control box reading program memory > Microcontroller can both read and write, with data memony RAM.

=) Separate RD and WR control signals are present. -> Only memory mapped I/o intentacing is possible. => Program Memony -> 64KB in school stand 16-bit OOOOH to FFFFH - YKB memory internal OFFF PSEN ishial 164 KB 60KB memory external -1000 FFFF PSEN is LOW - SYKB Menony External 0000 to FFFF => Lowen pant of program memory stones the vector address ton various internupt service noutines, 6.5 Signal Description of 8051 microcontroller +511 -Vec . P1.0 40 31 -PO:0 (AD0) 38 -PO,1 (ADi) P1.3 P1.4 P1 37 -P0, 2(ADz)-PO.3 (AD3) 36 35 - PO,4 (AD4) 31+ - PO.S (ADS) +noms M FI 33-PO.6 (AD6) RST 32 - PO7 (AD). (RXD) PR.D 31. -EA/VPP - ALE / PROG 30. - PSEN 73 29 (-INT - PZ7 (A'IS) 28 14 -P2:6 (AIM) 27 15 26 -P25 (A13) 16 25 -PZY (AIZ) (-LD) P3.7 17 24 -P23 (A11) XTEL2-18 23 - P 2,2 (A10) X TELS _ IN 22 - P2,1 (A9) JE GND . 21-P2.0 (AB) Ground In 8051 microcontroller, a total of 32 pins are set aside ton the town ponts PO, P1, P2, P3, where each port takes 8 pins,

= 8051 is a 8-bit microcontroller which has 40 pin IC, DIP (Dual Inline Package) =) The signal brom this pin can be categorized in six groups such as: D Port O 1) Pont 1 1) Pont 2 NVPont 3 VS Power supply & Clock Signal VI Timing and control signal Pont O \$ 9t is connected brom 32 to 39 pins =) It external memory is not used, these pins can be used as general inputs outputs, =) Otherwise, Po is configured as address output (Ao-Az) when the ALE pin is driven high (1) or as data output (Databus). When the ALE pin is driven Low (0), Pont 1 =) It is connected brom I to 8 pins =) Each ob these pin can be configured as an input on an output Pont 2 =) It is connected brom 21 to 28 pins =) gr there is no intention to use external memory then these port pins are contigured as general input/outputs.

\$ In case external memory is used, the higher address byte, i.e. addresses AB-AIS will appear on this port. > Even though memory with capacity of 64 KB is not used, which means that not all eight port bits are used bon its addressing the nest of them are not available as input/outputs, Pont 3 => It is connected from 10 to 17 pins. > Each of these pins can serve as general input on output. Besides, all of them have alternate kunctions. => The althernate bunction are as bollows: > RXD ogt is the serial asynchronous communication input on serial synchronous communication output ogt is connected to pin 10 as P3.0/= -> TXD ogt is the serial asynchronous communication output on serial synchronous communication input "It is connected to pin 11 as P3.1 > INTO ogt is external interrupt Dinput ogt is connected to pin 12 as P3.2 1009 > INTI ogt is the external interrupt 7 input o gt is connected to pin 13 as P3.3 (-> To, Ti~ ogt is the timen 0 and timer 2 respectively ogt is at pin no. 14 as P3.4 and pinno. 15

THE FORMAN STR as P3, 5 nespectively, -> WR ogt is used to write to external RAM 11 72 ogt is at pin no, 16 as P3-6 -> RD innyige IIogt is used to nead to know external RAM ogt is at pin no. 17 as P3.7 Power Supply & Clock Signals Power Supply > There are two power supply i.e. Vcc and Vss (GND) > Vac indicates +5V power supply and its connected to Pin no. 40 JEGND is the ground signal and its connected to pin no. 20, Clock Signals > There are two clock signals: 0 XTAL2 0 X.T.A.I 1. > These are internal oscillator input and output > A quartz crystal which specifies operating brequency is usually connected to these pins, Timing and Control Signals RESET > A Logic one on this pin disables the microcontroller and clears the contents ut most negistens. > In other words, the positive voltage on this pin nesets the microcontroller, 18 14 1593

> By applying logic zero to this pin, the program Stants execution brom the beginning. PSEN SIG external ROM is used bonstoning program than a logic zero (0) appears on it every time the microcontroller reads a byte knom memory. ALE > Prior to reading know external memory, the microcontroller puts the Lower address by te (Ao-Az) on Po and activates the ALE output. >Abten neceving signal brom the ALE Pin, the external Latch lathes the state of Po and uses it as a memory chip address > Immediately abten that, the ALE pin is netunned its previous logic state and Po is now used as a Data Bus. EA By applying Logic ZERO to this pin, PZ and P3 are used bon data and address transmission with no negand to whether there is internal memory or not > It means that even there is a program written to the microcontrollor, it will be not be executed > Instead, the program written to external ROM Will be executed. -> By applying Logic one to the EA pin, the microcontroller will us e both memories, birst internal then external literity

6.6 Memory Organisation - RAM structure, SFR Memory Organisation of RAM The applications of microcontroller are more, Hence knowledge about interbacing devices to the microcontroller and expanding of microcontroller memory is very important. Memoriles like SRAM, EPROM, EEPROM ane interfaced to microcontroller to enchance capabilities of 8051, 1. Program Memory Program Memory accessed through EA pin. In program memony two categories takes place: EA=0 FFFFH FFFFH Exterinal program memory 64K bytes external 1000H program OFFFH memory Internal program memony ODDOH ODOOH a) gr EA is high, internal program memory is accessed to OFFFH memory Location and external program memory accessed from 1000H to FFFFH memories locations

b) gr EA is low, only external program memory accessed From ODOOH to FFFFH memory

Locations.
2. Data Memorynte MAR - noit eineene promo M 2.2 Data memory is used to store the memory in the Registers each of 64K bytes size, to access the data Memory instruction MOV X is used. Data Memory is ob two types Internal and External, 1) Internal data memory: The internal data memory consists of 256 byte, these are dividied in to two paraets: · OD H-FFH bor internal data RAM (128 by tec) 080H-FFH bon special bunction negisters (128 by tes) Internal Data Memory External Data Memory FFH FFFFHT Special function negisters 64K bytes external (128 bytes) BOH program memory 5 22 5 7FH 11: Internal data RAM (128 bytes) NUH 0000H il External data memory The BOSI gives the bacility to interbace External RAM and ROM, External RAM is accessed by DPTR and up to 64KB of RAM can be interfuced. External data memory interbacing is of two types i.e. RAM and ROM intertracing

) RAM interbacing 1 A. (1)(1) The intentacing of memory chip with microcontroller has some negulations to follow; a) The memory data bus is directly connected to memory chip data pins b) Control signal connection ORD (Read Memory) connected to DE Coutput Enable) O WR (Write Memory) connected to WE (Write Enable) > The CPU address lines are directly connected to memony chip oddressing lines. A The memory chip consist of Chipset (CS) and Chip enable (CE) address lines varies based on memory Capacity chip should inbuilt with control signals, data lines. The accessing of memory is done when chip is activated. Example: Interbacing YKB RAID Let address chip is 3000H to 3FFF Address Lines to memory chip An Do



i) ROM inter bacing

A REPUT on text in the

In many systems the on chip ROM of 8051 is not sublicient, so 8031 chip is used, it is a ROM less vension of 8051 which allows program size to be large as 64K by tes

EA Pin: To indicate the program code stored in micro controller on chip ROM, EA pin is connected to Vcc, to indicate program code is stored in ROM EA pin is connected to ground.

SFR (Special Function Register)

The 8051 microcontroller special bunction negisters act as a control table that monitor and control the operation of the 8051 microcontroller, get 9n, 9nternal RAM structure, the address space from 80H to FFH is allocated to SFRs.

Out of these 128 memory locations (BOH to FFH), there are only 21 locations that are actually assigned to SFRs. Each SFR has one byte address and also a unique moname which specifies its purpose.

Since the SFRs are a part of the Internal RAM structure, we can access SFRs as it you access the Internal RAM. The main difference is the address space: first 128 bytes (OOH to 7FH) is for regular Internal RAM and next 128 Bytes (BOH to FFH) is for SFRs

and an and the second se			
Eleme	nts of Special	Function Register	and market
-> AL	L the 21 8051 mic	rocontroller special b	unction register
(ST	FRS) along with	their kunctions and	9n ternal RAM
Q	ddness is given	in the bollowing ta	blei
1. 3.	Name of the Register	Function Intern	al RAM Eddress (HE
4	ACC	Accumulatore	EOH
	(ap Bron Linger	Bregister	FOH
	DPH	(bor Anithmetic)	
	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Hddressing External Memory	83H <-
	DPL	Addressing External	
1.1.	A CT (CP Contains	Memory	82H
- C.J	IE	Interrupt Enable	BOH CO
	TD	Control state	How HCOMMUN
1.4.	4 P	Intennypt priority	BBH
	PO	Port O Latch	BD H
	PI	Port 1 Latch	90н
Maria and	P2	Portz Latch	ADH
20	P3	Port 3 Latch	BOH
	PCON .	Power Control	B7+1
	PSW	Program Status Word	DOH
	SCON	Senial Port Control,	च8 H
	SBUF	Senial Port Data Bubba	99 H
	SP	Stack Pointer	81H
	TMOD.	Timer/Counter, Mode Conto-1	BUH
	TCON	Timer / Counter Control	BBH U
	TLO	Timer DIDN Rut	804
	THO	Timer OHIGH But	BCH
	TL1	Timer 1 LOW R.J.	ARH
	THI	Timer 1 HIGH Byte.	8 DH

There are many ways to categories these 21 SFR But I the easiest way iso in which they are Categonized in I seven groups are: -> Math on CPU negistens (A and B) → Status Register (PSW) > Pointen Registens (DPTR) - DPL, DPH and SP) ⇒ I/O Pont Latches (Po, P1, P2, P3) -> Peniphenial Control Registers (PCON, SCON, TCON, TMOD, > Peniphenial Data Registers (TLO, THO, TLJ, THI and CPV on Math Registers SBUF) A on Accumulator (ACC) SThe accumulator or register A is the most important and most used BOSI microcontroller SFRs, SThe Register A is located at the address EOH in the SFR Memory Space > The accumulator is used to hold the data bor almost all the ALD operations. >Some of the operations where the Accumulator is used are; o Anithmetic Operation Like Addition, Subtraction, Multiplicate etc. · Logical Operations like AND, OR, NOT etc. OData transfer Operations (between 805) and External memory SThe name "Accumulator" came from the fact this negister is used to accumulate the result of all anithmetic and most of Logical operations

B (Register B)

- => The Bregister is used along with the ACC in Multiplication and Division operations.
- =) Therese two operations are performed on data that are stoned only in registers A and B.
- ⇒ It can be used as a General purpose register for normal operations and is obten used as Auxiliary

Register by programmers to store temporary results PSW

- => The PSW is also called as Flag Register and is one of the important SFRs.
 - =) The PSW register consist of blag bits, which help the programmer in checking the condition of the result and also make decision.
 - =) Flag are 1-bit storage elements that storae, and I indicate the nature of the result that is generated by execution of certain instructions,
 - => The following table describes the function of each blag.

DESCRIPTION FLAG NAME SYMBOL BIT Used in anithmetic, logic 7 ConCY Canny and boolean operations Used in BLD Arithmeti; Auxilang Canny AC 6 General PUNPOSE Use Flag D FD 5 blog, 4 RS1 Register Bank Selection Bit 1 3 RSO Register Bank Selection B.'+1 RS1 RSO Bank 0 0 Banko Bank 1 0 1 Bank 2 0 PS W Bank3 2 OV OVERFLOW Used in anithmetic OPENGHLOD 1 Reserved Muy be used as Panity 0 P General Purpose Hay Set to] A has odd # of I's, otherwise Reset Pointen Registers Data Pointer (DPTR-DPL and DPH) + The Data Pointer is a 16 bit Register & is physically the combination of DPL (Data Pointer Low) & DPH (Dato Pointer pHigh) SFRS. The Data Pointer canicused as a Single 16 bit resister (as DPTR) 07 two 8-bit regusters (as DPL & DPH)

Scanned by CamScanner

> DPTR doesn't have a physical Memory Address but the DPL (Lowen Byte of DPTR) and DPH (Higher Byte of DPTR) have
separate addresses in the SFR Memory Space!
+ DPL = 82 H and DPH = 83H
+ The DPTR Register is used by the programmen addressing external
memory (Program - ROM Dr Data - RAMy
at the star for the short of the start
Stack Pointer (SP)
=> SP points out to the top of the Stack and it indicates the next data
to be accessed.
> Stack Pointon can be accesses using PUSH, POP, CALL and RET instructions,
+ The Stack Pointer is an 8-bit rogister and upon reset, the Stack Pointer
> When miniting a new data is written at an address SP+1.
when reading data from stack, the data is retrieved from the Address in SP
and after that the SP. is decremented by 1 (SP-1)
I/O Port Registers (PO, P1, P2 and P3)
=> The 8051 Microcontroller four Ports which can be used as input as /or output.
> These four ports are PD, P1, P2 and P3.
> Each Porit has a corresponding register with same in the the starters
are also PO, P1, P2 and P3).
-> The addresses of the POIL RES-ADH and P2-BOH
PO-80H, PI-90H, to one physical Pinin the
=> Each bit in these straight in the internation with the
8051 MICro controller.
All those point Register Bit will reflect as an
abbropriate voltage (SV and OV) on the corresponding Pin.
TF a Point Bit is SET (declared as 1), the lowesponding Point Pin will be
configured as Output.
> Upon reset, all the Ponte Pin is configured as Output. Pont Bils and SET (1) and hence, all the Pont Pins are configured as Inputs.

Periphenal Control Registers the LITTLE I. als I have 13 PCON (Power Control) > The PCON, as the name suggests is used to control the 8051 Michocontrollen's Power Modes and is located at 8714 of the SFR Memory Space. + Using two bils in the PCON Registor, the microcontroller can be set to Idle Mode and Power Down Mode. During Jule Mode, the Microcontrolled will stop the clock Signal b -> the ALU (CPU) but it is given to other peripherals like Timer, Serial, Interrupts, etc. In order to terminate the Idle Mode, you have to use an 7 Interrupt on Hardware Reset. > In the Power Down Mode, the oscillator will be stopped and the power will be reduced to 2V. To terminate the Powen Down, Mode, you have to use the 户 Hardware Reset. 9 × > A part from these two, the PCON Register canalso be used for Few additional purposes. > The SMOD Bit in the PCON Register is used to controj. training the Baud Rate of the Serial Port and the serial => There are two general purpose Flag, Bits in the Pront, Register, which can be used by the programmen during execution, SCON (Serial Control) (89 bus 59) > The SCON SFR' is used to control the 8051 Microcontroller's Serial Port, Ft is provide A. CI HOM II > It is located as an address of 98.4. -> Using SCON, you can control the Openation Modes of the Serial Ports Baud Rate of the Serial Port and Send or, Receive Data using Serial Port. SCON Register also consists of bits that ane ヨ still automatically, SET, when a by ta of idata is transmitted or received. and did include to being trace of the form of the form of the I (I) aga haves all the fant fine ante configured a li

Serial	Port M	ode (on	trol Bits (Mirch	- TP (Internable P
SMO	SM1	Mode	Description	Baud Rate
0	0	0	8-Bit Synchronnus Shift Register Mode	Fixed Baud Rate (Frequency of oscillaton /12)
0	. <u>1</u>	1	8-Bit Standard UART Mocle	Variable Baud Rate (Can be set by Timen 1)
1	O .	St 2	Q-bit Multiprocesson Comm. mode	Fixed Baud Rate
1	1	3	9-bit Multiprocesson Comm. mode	Sa on Frequency of Sa on Frequency of Oscillaton/ 64) Variable Baud Rate ((an be set by Timer 1)
→ Tim 80 → It → Th TMOD (→ Th	LTIMEN en Control 51 Michocon abo conto ne TCON S (Timen M e TMOD	Control is use ins bits ode) is used to). 208 in stop d to start on stop to indicate if the Tim o consists of interrupt re o set the Openating N	the Timens of ens has overflowed. lated bits. 10des of the Timens TO and TI.
-) Th hi	e lowen fou ighen four	un bits ar bits are u	e used to configure Timer 2 used to configure Timer 2	mer O and the 1.
JE (Int.) T))	errupt Enat he IE Reé If a bit is bit is clea The Bit 7 all the int	gisten is u SET, the red, the i BF the IE orrupt.	ised to enable on disable corresponding interrupt interrupt is disabled register i.e. EA bit is	le individual interrulpts. is enabled and if the used to enable on disable

24

IP (Interrupt - Priority) scrid Port Mai ⇒ The IP Register is used to set the priority of the interrupt as High on Low. > IF a bit is CLEARED, the corresponding interrupt is assigned low priority and if the bit is SET, the interrupt is assigned high priority. Peripheral Data Registers SBUF (Serial Data Byffer) > The Serial Buffer register is used to hold the serial data while transmission on reception. TLO/THO (Timer O Low/ High) > The Timen O consists of two SFRs: TLO and THO. 7 The TLD is the lower by te and the THO is the higher by te and together they form a 16-bit Timer O Register. > The TLI and THI are the lower and higher by tes of the Timer D. 6.8 Addressing Modes of 80,51 (Loverno) MC op 8051 addressing modes are classfied as bollows 1. Immediate addressing a and motion ale 11 2. Register addressing 9-18 WODE 3. Dinect Addressing TMQL I TIME "Indirect Addressingt, and bound addressingt 5. Relative Addressing 6. Absolute Addressing was and the much padalet 7. Long Addressing I.E. (Interrub! Enable) B. Indexed Addressing The TE Preintain the Albert Bit Inherent Addressing 10, Bit Direct Addressing a constant in substitutions of box of the AT at poloigne IT all to FLS Str all the interventer

9 mmediate Addressing =) In this addressing mode the data is provided as a part of instruction itself. In other words duta immediately tollous the instruction ⇒ Eig. MOV, A #30H ADD, A#83 # Symbol indicates the data is immediate Registen Addressing => In this addressing mode the register will hold the data. One of the eight general registers (RD to R7) can be used and speci field as the operand. => E.g. MOV A, RO ADD AJR6 ador it pollo Direct Addressing =) There are two ways to access the internal memory, Using direct address and indirect address. Wsing direct addressing mode we can not only address the internal memory but SFRs also. In direct addressing, an 8 bit internal data memory address is specified as part of the instruction and hence, it can specify the address only in the range of OOH and FFH. In this addressing mode, data is obtained directly bizon memory, Eq. MOVA, 60 H tessinte Addressing. ADD A, 30H

Indirect Addressing

The indirect addressing mode uses a register to hold the actual address that will be used in data movement

Registers Ro and R1 and DPTR are the only registers that can be used as data pointer. Indirect addressing cannot be used to reber to SFR registers. Both Roand R1 can hold 8 bit address and DPTR can hold 16-bit address. 108# 4.10M - 63 4 E.g. MOVA, @R.O MEA W & , ADA ADD A, @ R1 MOV X A, @ DPTR Indexed Addressing In indexed addressing, either PC on DPTR is used to hold the base address, and the A is used to hold the obtset address. Adding the value of the base address to the value of the object address borns the effective address. Indexed addressing is used with JMPor MOVC instructions E.g. MOVCA, @A+DPTRt and have ę.a MOVCAJ DE ATPELA VIAS TOP OF STAR Relative Addressing but SPD, aler. Relative addressing is used only with conditional jump instructio insi The relative address, is an 8-bit signed number, which is automatically added to the PC to make the address of the next instruction, E.g. SJMP LOOP1 AND MARIN MOSIN JC BACK Absolute Addressing Absolute addressing is used only by the absolute jump and absolute call instructions. These are 2 bytes instructions. 30 use at pl no bazze 90

-The absolute addressing mode specifies the lowest 11. bit of the memory address as part of instruction. -SThe upper 5 bit of the destination address are the upper 5 bit of the current program counter. E.g. AJMP LOOP1 ACALL LOOP 2 and a second to made and and a geo Long Addressing SThe long addressing mode is used with the instruction LJMP and LCALL . T - These are 3 byte instructions. E.g. LJMP FINISH LCALL, DELAY not users all entrienes 4010 Bit Inherent Addressing In this addressing, the address of the blag which contains the operand, is implied in the opcode ob the instruction. Eg. CLR Cy I Have the obra special of the ast Bit Direct Addressing Liphon utiligan In this addressing mode the direct address of the bit is specified in the instruction. The RAM space 20H to ZFH and most of the special function Registens ane bit addressable antar Eigenet CLR 07 Burges and devents sources sit to bet SETBOOTS : no standard duratate

internal periphenials of the microcontroller.

6.10 Interrupts, Timer & Counters

Interrupts in 8051 Microcontroller Duning program execution it periphenial devices needs service from microcontroller, device will generate interrupt and gets the service from microcontroller.

When peniphenial device activate the interrupt signal, the processor branches to a program called interrupt service routine. Abter executing the interrupt service routine the processor returns to the main program.

Steps taken by processor While processing an interrupt

1. It completes the execution of the cunnent instruction

2, PSW is pushed to stack the stack the stack of the stack

3, PG content is pushed to stack 4. Interrupt blag is reset 5. PC is Loaded with ISR address. ISR will always ends with RETI instruction. The execution of RETI instruction results in the bollowing.

1. POP the current stack top to the PC 2. POP the current stack top to the PSW, Classification of internupt 1. External and internal internupts

- 2. External and internal internupis => External internupt are those initiated by peripherial devices through the external pins of the micro controlly
 - >Internal interrupts are those activated by the

internal peripherials at the microcontroller.

2. Mas kable and non-masa kable internupte S and I =) The category of interrupts which can be disabled by the processor using program is called masakable internation, => Non-masakable interrupts are those categoing by which the programmer cannot disable it using program, 3. Vectored and non-vectored internupts => Starting address of the ISR is called internupt vector. In vectored interrupts the starting address is predicated priedebined, => 9n non-vectored vinterrupts, the starting address is provided by the periphenial as follows. -> Microcontroller receives an interrupt request brom external device -> Controller sends an acknowledgement (INTA) abler completing the execution of current instruction, > The peniphenial device sends the interrupt . vector to the microcontroller. Intennupt Structure 8051 have five internupts. They are masakable and vectored interrupts that of these five, two are external interrupt and three are internal interrupts. Vector address Interrupt Source Type Priority External internupt 0 External 0003 Highest Timen O internypt Internal 0008 External interrupt] External 0013 Timer 1 internypt Internal, 001 8 Senial interinypt Internal 0023 Lowest

8051 makes use ob two negisters to deal with internupts in remember to Rookspor 1. IE Register This is an B-bit negister used for enabling or disabling the internupts. The structure of IE register is shown below, IE: Interrupt Enable Register (Bit Addressable) gr the bit is 0, the concresponding interrupt is disabled, it the bit is I, the corresponding interrupt is enabled. ETI EXI ETO EXO ES EA EA DE TT Disables all internupts it EA= 0, no internupt will be acknowledged, It EA=1, interrupt Source mugh long Not implemented, reservered bon buture us TE.6 IE.5 Not implemented , nesenvered for buture use ES IE.Y Enable on disable the serial portintennypt Enable on disable the Timen I over How interrupt ET1 IE.3 IE-2 Enable on disable External Internupt 1, FX1 ETO IEI Enable on disable the Timer O over blow internyt EXD IE:09 1-4 Mil Enable on disable External Interrupto, 2. IP Registen This is an 8-bit negister used Kon sussetting the priority of the internupts. and a francis IP: Internupt Prionity Register (Bit Addressable) If the bit is O, the connesponding internupt has a lower priority and it the bit is the connesponding internupt has a higher priority.

an la PS PX1 PT1 PTO PXO IP.7 Not implemented, reserved bon buture IP.6 Not implemented, reserved bon buture IP.S Not implemented, reserved bon buture use, PS IP.Y Debines the serial port interrupt priority level PT1 Debines the Timen 1 interrupt priority level IP.3 PX1 Debines External Internupt priority level IP.2 PTO I P.1 Dekines the timer O interrupt priority level 90 PXO IP.O Defines the external interrupt 0 priority Level Timens and Counters PLAS APT DID => Timens / Counters are used generally For > Time ne benence > Creating delay > Wave konm properties measurement > Peniodic interrupt generations > Wave form generation openation

Waveform generation
 8051 has two timers, Timer 0 and Timer 1.



Timer in 8051 is used as timer, counter and baud rate generator. Timer always counts up irrespective of whether it is used as timer, counter, or baud rate generator. Timer is always incremented by the microcontroller. The time taken to count one digit up is based on master clock frequency.

If Master CLK=12 MHz, Timer Clock frequency = Master CLK/12 = 1 MHz Timer Clock Period = 1micro second This indicates that one increment in count will take 1 micro second.

The two timers in 8051 share two SFRs (TMOD and TCON) which control the timers, and each timer also has two SFRs dedicated solely to itself (TH0/TL0 and TH1/TL1).

TMOD Register

GAIL	C/T	MI	Mo	GAIL	сл		
				340			
	TIM	ER I			TIM	IRO	

TMOD : Timer/Counter Mode Control Register (Not Bit Add

	(hardware control). When GATE = 0, TIMER/COUNTERs will run only while INTs pin is high control).
C/T	Timer or Counter selector. Cleared for Timer and in the

Counter operation (input from Tx input pin). Mode selector bit (NOTE 1). MI

- MO
- Mode selector bit (NOTE I).

Note 1 :

MI	M0	OPER	ATING MODE
0	0	0	13-bit Timer
0	1	1	In hit Teneral souther
1	0	2	S bit Actor Beland Time Planning
1	1	3	(Tuner 0) 11.0 is an 8-bit Tuner Counter controlled by the standard Tuner 0
1	1	3	bits, TH0 is an 8-bit Timer and is controlled by Timer 1 control bits. (Timer 1) Timer Counter 1 stopped

TCON Register

TCON : Timer/Counter Control Register (Bit Addressable)

TEL	TRI	TTO	11110	20072	1		
	161	110	189	IET	111	11:0	110
	C	(C					

TFI	TCON.7	Timer 1 overflow flag. Set by hardware when the Timer/Counter 1 overflows. Cleared by hardware as processor vectors to the interrupt service routine.
TRI	TCON.6	Timer 1 run control bit. Set/cleared by software to turn Timer/Counter ON/OFF
TF0	TCON.5	Timer 0 overflow flag. Set by hardware when the Timer/Counter 0 overflows. Cleared by hardware as processor vectors to the service routine.
TRO	TCON,4	Timer 0 run control bit. Set/cleared by software to turn Timer/Counter 0 ON/OFF
IEI	TCON.3	External Interrupt 1 edge flag. Set by hardware when External interrupt edge is detected. Cleared by hardware when interrupt is processed.
ITI	TCON.2	Interrupt 1 type control bit. Set/cleared by software to specify falling edge/flow level triggered External Interrupt.
1E0	TCON.1	External Interrupt 0 edge flag. Set by hardware when External Interrupt edge detected. Cleared by hardware when interrupt is processed.
110	TCON.0	Interrupt 0 type control bit. Set/cleared by software to specify falling edge/low level triggered External Interrupt.

Timer/ Counter Control Logic.



TIMER MODES

Timers can operate in four different modes. They are as follows *Timer Mode-0:* In this mode, the timer is used as a 13-bit UP counter as follows.



Fig. Operation of Timer on Mode-0

The lower 5 bits of TLX and 8 bits of THX are used for the 13 bit count.Upper 3 bits of TLX are ignored. When the counter rolls over from all 0's to all 1's, TFX flag is set and an interrupt is generated. The input pulse is obtained from the previous stage. If TR1/0 bit is 1 and Gate bit is 0, the counter continues counting up. If TR1/0 bit is 1 and Gate bit is 1, then the operation of the counter is controlled by input. This mode is useful to measure the width of a given pulse fed to input.

Timer Mode-1: This mode is similar to mode-0 except for the fact that the Timer operates in 16-bit mode.



Fig: Operation of Timer in Mode 1

Timer Mode-2: (Auto-Reload Mode): This is a 8 bit counter/timer operation. Counting is performed in TLX while THX stores a constant value. In this mode when the timer overflows i.e. TLX becomes FFH, it is fed with the value stored in THX. For example if we load THX with 50H then the

timer in mode 2 will count from 50H to FFH. After that 50H is again reloaded. This mode is useful in applications like fixed time sampling.





Timer Mode-3: Timer 1 in mode-3 simply holds its count. The effect is same as setting TR1=0. Timer0 in mode-3 establishes TL0 and TH0 as two separate counters.



Control bits TR1 and TF1 are used by Timer-0 (higher 8 bits) (TH0) in Mode-3 while TR0 and TF0 are available to Timer-0 lower 8 bits(TL0).

6.1 SERIAL COMMUNICATION.

6.1.1. DATA COMMUNICATION

The 8051 microcontroller is parallel device that transfers eight bits of data simultaneously over eight data lines to parallel I/O devices. Parallel data transfer over a long is very expensive. Hence, a serial communication is widely used in long distance communication. In serial data communication, 8-bit data is converted to serial bits using a parallel in serial out shift register and then it is transmitted over a single data line. The data byte is always transmitted with least significant bit first.

6.1.2. BASICS OF SERIAL DATA COMMUNICATION,

Communication Links

1. Simplex communication link: In simplex transmission, the line is dedicated for transmission. The transmitter sends and the receiver receives the data.



2. Half duplex communication link: In half duplex, the communication link can be used for either transmission or

reception. Data is transmitted in only one direction at a time.



3. Full duplex communication link: If the data is transmitted in both ways at the same time, it is a full duplex i.e. transmission and reception can proceed simultaneously. This communication link requires two wires for data, one for transmission and one for reception.



Types of Serial communication:

Serial data communication uses two types of communication.

1. Synchronous serial data communication: In this transmitter and receiver are synchronized. It uses a common clock to synchronize the receiver and the transmitter. First the synch character is sent and then the data is transmitted. This format is generally used for high speed transmission. In Synchronous serial data communication a block of data is transmitted at a time.



Data

Clock

2. Asynchronous Serial data transmission: In this, different clock sources are used for transmitter and receiver. In this mode, data is transmitted with start and stop bits. A transmission begins with start bit, followed by data and then stop bit. For error checking purpose parity bit is included just prior to stop bit. In Asynchronous serial data communication a single byte is transmitted at a time.



Baud rate:

The rate at which the data is transmitted is called baud or transfer rate. The baud rate is the reciprocal of the time to send one bit. In asynchronous transmission, baud rate is not equal to number of bits per second. This is because; each byte is preceded by a start bit and followed by parity and stop bit. For example, in synchronous transmission, if data is transmitted with 9600 baud, it means that 9600 bits are transmitted in one second. For bit transmission time = 1 second/ 9600 = 0.104 ms.

6.1.3. 8051 SERIAL COMMUNICATION

The 8051 supports a full duplex serial port.

Three special function registers support serial communication.

- SBUF Register: Serial Buffer (SBUF) register is an 8-bit register. It has separate SBUF registers for data transmission and for data reception. For a byte of data to be transferred via the TXD line, it must be placed in SBUF register. Similarly, SBUF holds the 8-bit data received by the RXD pin and read to accept the received data.
- SCON register: The contents of the Serial Control (SCON) register are shown below. This
 register contains mode selection bits, serial port interrupt bit (TI and RI) and also the ninth
 data bit for transmission and reception (TB8 and RB8).

Serial Port Control (SCON) Register							
07	D6	05	04	03	D2	D1	100
SHO	SM1	SH2	REN	TBB	RBB	TI	RI

SM0 (SCON.7): Senal communication mode selection bit
 SM1 (SCON.6): Senal communication mode selection bit

5440	I SM1	Mode	Description	Baud rate
0	0	Mode 0	8-bit shift register mode	Fosc / 12
0	1	Mode 1	8-bit UART	Variable (set by timer 1)
1	0	Mode 2	9-bit UART	Fosc/ 32 or Fosc/64
1	1	Mode 3	9-bit UART	Variable (set by timer 1)

 SM2 (SCON.5): Multiprocessor communication bit. In modes 2 and 3, if set this will enable multiprocessor communication.

- o REN (SCON.4) : Enable serial reception
- TB8 (SCON.3) : This is 9th bit that is transmitted in mode 2 6.3.
- RB8 (SCON.2): 9th data bit is received in modes 2 & 3.
- TI (SCON.1) : Transmit interrupt flag, set by hardware must be cleared by software.
- RI (SCON.0) : Receive interrupt flag, set by hardware must be cleared by software.
- PCON register: The SMOD bit (bit 7) of PCON register controls the baud rate in asynchronous mode transmission.

	Powe	er mod	le Con	trol (PC	ON) R	egister	· · · ·
D7	D6	05	D4	D3	D2	DI	DO
SMOD	-	-	-	GF1	GFO	PD	IDL

- SMD (PCON.7): Serial rate modify bit. Set to 1 by program to double baud rate using timer 1 for modes 1, 2, and 3. cleared by program to use timer 1 baud rate.
- GF1 (PCON.3) : General Purpose user flag bit.
- GF0 (PCON.2) : General Purpose user flag bit.
- PD (PCON.1) : Power down bit. Set to 1 by program to
- enter power down configuration for CHMOS processors.
- IDL (PCON.0) : Idle mode bit. Set to 1 by program to enter idle mode configuration for CHMOS processors.

6.1.4. SERIAL COMMUNICATION MODES

1. Mode 0

In this mode serial port runs in synchronous mode. The data is transmitted and received through RXD pin and TXD is used for clock output. In this mode the baud rate is 1/12 of clock frequency.

2. Mode 1

In this mode SBUF becomes a 10 bit full duplex transceiver. The ten bits are 1 start bit, 8 data bit and 1 stop bit. The interrupt flag TI/RI will be set once transmission or reception is over. In this mode the baud rate is variable and is determined by the timer 1 overflow rate.

Baud rate = [2smod/32] x Timer 1 overflow Rate

= [2smod/32] x [Oscillator Clock Frequency] / [12 x [256 - [TH1]]]

3. Mode 2

This is similar to mode 1 except 11 bits are transmitted or received. The 11 bits are, 1 start bit, 8 data bit, a programmable 9th data bit, 1 stop bit.

Baud rate = [2^{smod}/64] x Oscillator Clock Frequency

4. Mode 3

This is similar to mode 2 except baud rate is calculated as in mode 1

6.1.5. CONNECTIONS TO RS-232

RS-232 standards:

To allow compatibility among data communication equipment made by various manufactures, an interfacing standard called RS232 was set by the Electronics Industries Association (EIA) in 1960. Since the standard was set long before the advent of logic family, its input and output voltage levels are not TTL compatible.

In RS232, a logic one (1) is represented by -3 to -25V and referred as MARK while logic zero (0) is represented by +3 to +25V and referred as SPACE. For this reason to connect any RS232 to a microcontroller system we must use voltage converters such as MAX232 to convert the TTL logic level to RS232 voltage levels and vice-versa. MAX232 IC chips are commonly referred as line drivers.

In RS232 standard we use two types of connectors. DB9 connector or DB25 connector.



DB9 Male Connector

DB25 Male Connector

The pin description of DB9 and DB25 Connectors are as follows

DB-25 Pin No.	DB-9 Pin No.	Abbreviation	Full Name
Pin 2	Pin 3	TD	Transmit Data
Pin 3	Pin 2	RD	Receive Data
Pin 4	Pin 7	RTS	Request To Send
Pin 5	Pin 8	CTS	Clear To Send
Pin 6	Pin 6	DSR	Data Set Ready
Pin 7	Pin 5	SG	Signal Ground
Pin 8	Pin 1	CD	Carrier Detect
Pin 20	Pin 4	DTR	Data Terminal Ready
Pin 22	Pin 9	RI	Ring Indicator

The 8051 connection to MAX232 is as follows.

The 8051 has two pins that are used specifically for transferring and receiving data serially. These two pins are called TXD, RXD. Pin 11 of the 8051 (P3.1) assigned to TXD and pin 10 (P3.0) is designated as RXD. These pins TTL compatible; therefore they require line driver (MAX 232) to make them RS232 compatible. MAX 232 converts RS232 voltage levels to TTL voltage levels and vice versa. One advantage of the MAX232 is that it uses a +5V power source which is the same as the source voltage for the 8051. The typical connection diagram between MAX 232 and 8051 is shown below.

